Skip to content

Guy Bois

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

23

Venues

11

Active years

1994–2022

Best venue rank

C

Where they publish

Papers

23 indexed papers, newest first.

YearVenueTitleAuthors
2022ISCASMobile-URSONet: an Embeddable Neural Network for Onboard Spacecraft Pose Estimation.Julien Posso, Guy Bois, Yvon Savaria
2016FPLArchitectural exploration and implementation of an image processing chain with SpaceStudioFellipe Montero, Guy Bois, Eric Jenn, Kevin Duplantier
2015ISCASAnalysis and characterization of data energy tradeoffs: For VLSI architectural agility in C-RAN platforms.Pascal Nsame, Guy Bois, Yvon Savaria
2013ICASSPFinite-precision error modeling using affine arithmetic.Shervin Vakili, J. M. Pierre Langlois, Guy Bois
2011DATEOptical Ring Network-on-Chip (ORNoC): Architecture and design methodology.Sbastien Le Beux, Jelena Trajkovic, Ian O'Connor, Gabriela Nicolescu, Guy Bois, Pierre G. Paulin
2011RSPA novel low-overhead flexible instrumentation framework for virtual platforms.Tennessee Carmel-Veilleux, Jean-Franois Boland, Guy Bois
2010ICCDIP characterization methodology for fast and accurate power consumption estimation at transactional level model.Michel Rogers-Valle, Marc-Andr Cantin, Laurent Moss, Guy Bois
2010ISCASA system-level exploration flow for optica network on chip (ONoC) in 3D MPSoC.Sbastien Le Beux, Gabriela Nicolescu, Guy Bois, Pierre G. Paulin
2008DSDExploring ISS Abstractions for Embedded Software Design.Sebastien Fontaine, Luc Filion, Guy Bois
2008ICCDAcceleration of a 3D target tracking algorithm using an application specific instruction set processor.Sebastien Fontaine, Sylvain Goyette, J. M. Pierre Langlois, Guy Bois
2008RSPAutomation of Communication Refinement and Hardware Synthesis within a System-Level Design Methodology.Laurent Moss, Marc-Andr Cantin, Guy Bois, El Mostapha Aboulhamid
2007DATESeamless hardware/software performance co-monitoring in a codesign simulation environment with RTOS support.Laurent Moss, Maxime de Nanclas, Luc Filion, Sebastien Fontaine, Guy Bois, El Mostapha Aboulhamid
2007FMCADCombining Symbolic Simulation and Interval Arithmetic for the Verification of AMS Designs.Mohamed H. Zaki, Ghiath Al Sammane, Sofine Tahar, Guy Bois
2007ISoLAQualitative Abstraction based Verification for Analog Circuits.Mohamed H. Zaki, Sofine Tahar, Guy Bois
2004DATE.NET Framework - A Solution for the Next Generation Tools for System-Level Modeling and Simulation.James Lapalme, El Mostapha Aboulhamid, Gabriela Nicolescu, Luc Charest, Franois R. Boyer, J. P. David, Guy Bois
2004DATEA System Level Exploration Platform and Methodology for Network Applications Based on Configurable Processors.D. Quinn, Bruno Lavigueur, Guy Bois, El Mostapha Aboulhamid
2003DSDA methodology for the design of AHB bus master wrappers.Marc Bertola, Guy Bois
2003FDLSPACE: A Hardware/Software SystemC Modeling Platform Including an RTOS.Jrme Chevalier, Mathieu Rondonneau, Olivier Benny, Guy Bois, El Mostapha Aboulhamid, Franois R. Boyer
2001DATEA methodology for interfacing open source systemC with a third party software.Luc Charest, Michel Reid, El Mostapha Aboulhamid, Guy Bois
2001ISCASMinimizing process-induced skew using delay tuning.Mohamed Nekili, Yvon Savaria, Guy Bois
1999ISCASDevelopment of a high performance TSPC library for implementation of large digital building blocks.B. Le Chapelain, A. Mechain, Yvon Savaria, Guy Bois
1998FCCMSelf Sorting Radix_2 FFT on FPGA using Parallel Pipelined Distributed Arithmetic Blocks.Manoucher Shaditalab, Guy Bois, Mohamad Sawan
1994ISCASA Fast Low-Power Driver for Long Interconnections in VLSI Systems.Mohamed Nekili, Yvon Savaria, Guy Bois