Skip to content

Guy G. F. Lemieux

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

15

Venues

3

Active years

2012–2019

Best venue rank

B

Where they publish

Papers

15 indexed papers, newest first.

YearVenueTitleAuthors
2019FPLLow-Level Loop Analysis and Pipelining of Applications Mapped to Xilinx FPGAs.Hossein Omidian, Guy G. F. Lemieux
2018FPLModular Block-RAM-Based Longest-Prefix Match Ternary Content-Addressable Memories.Ameer M. S. Abdelhadi, Guy G. F. Lemieux, Lesley Shannon
2016FCCMA Multi-ported Memory Compiler Utilizing True Dual-Port BRAMs.Ameer M. S. Abdelhadi, Guy G. F. Lemieux
2015FCCMModular SRAM-Based Binary Content-Addressable Memories.Ameer M. S. Abdelhadi, Guy G. F. Lemieux
2015FCCMRapid Overlay Builder for Xilinx FPGAs.Michael Xi Yue, Dirk Koch, Guy G. F. Lemieux
2015FPGAWavefront Skipping using BRAMs for Conditional Algorithms on Vector Processors.Aaron Severance, Joe Edwards, Guy G. F. Lemieux
2014FPGAModular multi-ported SRAM-based memories.Ameer Abdelhadi, Guy G. F. Lemieux
2013FCCMSafe Overclocking of Tightly Coupled CGRAs and Processor Arrays using Razor.Alexander Brant, Ameer Abdelhadi, Douglas H. H. Sim, Shao Lin Tang, Michael Xi Yue, Guy G. F. Lemieux
2013FPLAn efficient FPGA overlay for portable custom instruction set extensions.Dirk Koch, Christian Beckhoff, Guy G. F. Lemieux
2013FPLTputCache: High-frequency, multi-way cache for high-throughput FPGA applications.Aaron Severance, Guy G. F. Lemieux
2012FCCMZUMA: An Open FPGA Overlay Architecture.Alexander Brant, Guy G. F. Lemieux
2012FPGAAccelerator compiler for the VENICE vector processor.Zhiduo Liu, Aaron Severance, Satnam Singh, Guy G. F. Lemieux
2012FPGAReducing the cost of floating-point mantissa alignment and normalization in FPGAs.Yehdhih Ould Mohammed Moctar, Nithin George, Hadi Parandeh-Afshar, Paolo Ienne, Guy G. F. Lemieux, Philip Brisk
2012FPGAParallel FPGA placement based on individual LUT placement (abstract only).Chris C. Wang, Guy G. F. Lemieux
2012FPLRouting algorithms for FPGAS with sparse intra-cluster routing crossbars.Yehdhih Ould Mohammed Moctar, Guy G. F. Lemieux, Philip Brisk