Skip to content

Hoi-Jun Yoo

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

103

Venues

14

Active years

1993–2026

Best venue rank

A*

Where they publish

Papers

103 indexed papers, newest first.

YearVenueTitleAuthors
2026HPCAGyRot: Leveraging Hidden Synergy Between Rotation and Fine-Grained Group Quantization for Low-Bit LLM Inference.Sangjin Kim, Yuseon Chou, Byeongcheol Kim, Jungjun Oh, Hoi-Jun Yoo
2026ISCASingularBit: Exploiting Synergy of Singular Value Decomposition and Low-Bit Quantization for Weight and KV Compression in LLM Inference.Seongyon Hong, Hyundeok Kong, Jungwan Lee, Sangjin Kim, Hoi-Jun Yoo
2026ISCASSeVeDo: A Heterogeneous Transformer Accelerator for Low-Bit Inference via Hierarchical Group Quantization and SVD-Guided Mixed Precision.Yuseon Choi, Sangjin Kim, Jungjun Oh, Byeongcheol Kim, Hoi-Jun Yoo
2026ISCASA 198.7 μJ/token Block Diffusion LLM Processor with Mask Token Similarity-Based Activation Reuse.Yujin Moon, Jiwon Choi, Seryeong Kim, Wonhoon Park, Wooyoung Jo, Yuseon Choi, Sunjoo Whang, Hoi-Jun Yoo
2025ISCASA 51.2 fps Real-Time 3DGS-SLAM Accelerator using Diagonal Feeding with Symmetric Alpha Reuse and Voxel-based 3D Gaussian Cache Management.Hyungnam Joo, Seryeong Kim, Jongjun Park, Junha Ryu, Hoi-Jun Yoo
2025ISCASA 4.21 TFLOPS/W Memory-Efficient LLM Inference Accelerator with Bit-Layered Non-Uniform Quantization.Byeongcheol Kim, Sangjin Kim, Sangwoo Ha, Soyeon Um, Kyomin Sohn, Hoi-Jun Yoo
2025ISCASA 13.8 TOPS/W Polynomial Implicit Neural Representation Accelerator with Tile Similarity Exploitation and LUT-based Matrix Multiplication Reformation.Minsung Kim, Wonhoon Park, Sanghyuk An, Hoi-Jun Yoo, Donghyeon Han
2025ISCASA 32.65mJingu Lee, Sangwoo Ha, Sunjoo Whang, Soyeon Kim, Sangjin Kim, Soyeon Um, Wooyoung Jo, Hoi-Jun Yoo
2025ISCASA 65.1 TOPS/W Digital CIM Processor for Ultra-Low-Bit Transformers with Multiplexer-based Adder and Scaling Factor-based Reordering.Nayeong Lee, Sangyeob Kim, Seongyon Hong, Jiwon Choi, Hoi-Jun Yoo
2025ISCASA Real-time 4.31 mJ/Frame Neural-3DGS Processor with Voxel Similarity Memory Management and Opacity-based Sparsity Generation.Hongseok Lee, Wonhoon Park, Sanghyuk An, Junha Ryu, Hoi-Jun Yoo
2025ISCASA 2.67 mJ/frame Video Mamba Accelerator with Importance-aware Redundancy Elimination and SSM Computing Reformulation.Youngjin Moon, Sangwoo Ha, Soyeon Kim, Junha Ryu, Hoi-Jun Yoo, Donghyeon Han
2025ISCASA 9.6 TOPS/W Vision Transformer Processor with Hierarchical Token Merging for Similarity-Driven Difference Computing.Jungjun Oh, Sangjin Kim, Jiwon Choi, Byeongcheol Kim, Hoi-Jun Yoo
2025ISCASA 17.1 TOPS/W FP-INT Transformer Inference Accelerator with Sparsity Boosting and Output Importance-Aware Processing.Jeonggyu So, Seongyon Hong, Jiwon Choi, Wooyoung Jo, Sangjin Kim, Hoi-Jun Yoo, Donghyeon Han
2025ISCASA 62.8 TOPS/W FP-INT Digital Computing-in Memory Processor with Bit-Reordered Adder Tree and Low Active Hierarchical Accumulator.Sunjoo Whang, Sangwoo Ha, Soyeon Um, Sangjin Kim, Hoi-Jun Yoo
2024HPCALUTein: Dense-Sparse Bit-Slice Architecture With Radix-4 LUT-Based Slice-Tensor Processing Units.Dongseok Im, Hoi-Jun Yoo
2024ISCASA 28.6 mJ/iter Stable Diffusion Processor for Text-to-Image Generation with Patch Similarity-based Sparsity Augmentation and Text-based Mixed-Precision.Jiwon Choi, Wooyoung Jo, Seongyon Hong, Beomseok Kwon, Wonhoon Park, Hoi-Jun Yoo
2024ISCASTwo-Step Spike Encoding Scheme and Architecture for Highly Sparse Spiking-Neural-Network.Sangyeob Kim, Sangjin Kim, Soyeon Um, Soyeon Kim, Hoi-Jun Yoo
2024ISCASA 3.55 mJ/frame Energy-efficient Mixed-Transformer based Semantic Segmentation Accelerator for Mobile Devices.Jongjun Park, Seryeong Kim, Wonhoon Park, Seokchan Song, Hoi-Jun Yoo
2024MICROCamPU: A Multi-Camera Processing Unit for Deep Learning-based 3D Spatial Computing Systems.Dongseok Im, Hoi-Jun Yoo
2023HPCASibia: Signed Bit-slice Architecture for Dense DNN Acceleration with Slice-level Sparsity Exploitation.Dongseok Im, Gwangtae Park, Zhiyong Li, Junha Ryu, Hoi-Jun Yoo
2023ISCASA 332 TOPS/W Input/Weight-Parallel Computing-in-Memory Processor with Voltage-Capacitance-Ratio Cell and Time-Based ADC.Seongyon Hong, Soyeon Um, Sangjin Kim, Sangyeob Kim, Wooyoung Jo, Hoi-Jun Yoo
2023ISCASA Reconfigurable 1T1C eDRAM-based Spiking Neural Network Computing-In-Memory Processor for High System-Level Efficiency.Seryeong Kim, Soyeon Kim, Soyeon Um, Sangjin Kim, Zhiyong Li, Sangyeob Kim, Wooyoung Jo, Hoi-Jun Yoo
2023ISCASA 15.9 mW 96.5 fps Memory-Efficient 3D Reconstruction Processor with Dilation-based TSDF Fusion and Block-Projection Cache System.Hankyul Kwon, Gwangtae Park, Junha Ryu, Wooyoung Jo, Hoi-Jun Yoo
2023ISCASA 5.99 TFLOPS/W Heterogeneous CIM-NPU Architecture for an Energy Efficient Floating-Point DNN Acceleration.Wonhoon Park, Junha Ryu, Sangjin Kim, Soyeon Um, Wooyoung Jo, Sangyoeb Kim, Hoi-Jun Yoo
2022ISCASA 161.6 TOPS/W Mixed-mode Computing-in-Memory Processor for Energy-Efficient Mixed-Precision Deep Neural Networks.Wooyoung Jo, Sangjin Kim, Juhyeong Lee, Soyeon Um, Zhiyong Li, Hoi-Jun Yoo
2021ISCASA 3.6 TOPS/W Hybrid FP-FXP Deep Learning Processor with Outlier Compensation for Image-to-Image Application.Zhiyong Li, Dongseok Im, Jinsu Lee, Hoi-Jun Yoo
2020ISCASA 54.7 fps 3D Point Cloud Semantic Segmentation Processor with Sparse Grouping Based Dilated Graph Convolutional Network for Mobile Devices.Sangjin Kim, Sangyeob Kim, Juhyoung Lee, Hoi-Jun Yoo
2019ISCAS93.8% Current Efficiency and 0.672 ns Transient Response Reconfigurable LDO for Wireless Sensor Network Systems.Surin Gweon, Jaehyuk Lee, Kwantae Kim, Hoi-Jun Yoo
2019ISCASDT-CNN: Dilated and Transposed Convolution Neural Network Accelerator for Real-Time Image Segmentation on Mobile Devices.Dongseok Im, Donghyeon Han, Sungpill Choi, Sanghoon Kang, Hoi-Jun Yoo
2019ISCASAn Ultra-Low-Power Analog-Digital Hybrid CNN Face Recognition Processor Integrated with a CIS for Always-on Mobile Devices.Ji-Hoon Kim, Changhyeon Kim, Kwantae Kim, Hoi-Jun Yoo
2019ISCASA 15.2 TOPS/W CNN Accelerator with Similar Feature Skipping for Face Recognition in Mobile Devices.Sangyeob Kim, Juhyoung Lee, Sanghoon Kang, Jinsu Lee, Hoi-Jun Yoo
2018ISCASA 141.4 mW Low-Power Online Deep Neural Network Training Processor for Real-time Object Tracking in Mobile Devices.Donghyeon Han, Jinsu Lee, Jinmook Lee, Sungpill Choi, Hoi-Jun Yoo
2018ISCASA 46.1 fps Global Matching Optical Flow Estimation Processor for Action Recognition in Mobile Devices.Juhyoung Lee, Changhyeon Kim, Sungpill Choi, Dongjoo Shin, Sanghoon Kang, Hoi-Jun Yoo
2018ISCASA 0.78 mW Low-Power 4.02 High-Compression Ratio Less than 10Jiwon Lee, Kyoung-Rog Lee, Hoi-Jun Yoo
2017ISCASA 0.53mW ultra-low-power 3D face frontalization processor for face recognition with human-level accuracy in wearable devices.Sanghoon Kang, Jinmook Lee, Kyeongryeol Bong, Changhyeon Kim, Hoi-Jun Yoo
2017ICVSA Real-Time and Energy-Efficient Embedded System for Intelligent ADAS with RNN-Based Deep Risk Prediction using Stereo Camera.Kyuho Lee, Gyeongmin Choe, Kyeongryeol Bong, Changhyeon Kim, In So Kweon, Hoi-Jun Yoo
2016ISCASA fault tolerant cache system of automotive vision processor complying with ISO26262.Jinho Han, Youngsu Kwon, Kyeongjin Byun, Hoi-Jun Yoo
2016ISCASA 43.7 mW 94 fps CMOS image sensor-based stereo matching accelerator with focal-plane rectification and analog census transformation.Changhyeon Kim, Kyeongryeol Bong, Sungpill Choi, Hoi-Jun Yoo
2016ISCASA 54-μW fast-settling arterial pulse wave sensor for wrist watch type system.Kwantae Kim, Minseo Kim, Hyunwoo Cho, Kwonjoon Lee, Seung-Tak Ryu, Hoi-Jun Yoo
2016ISCAS30-fps SNR equalized electrical impedance tomography IC with fast-settle filter and adaptive current control for lung monitoring.Jaehyuk Lee, Unsoo Ha, Hoi-Jun Yoo
2016ISCASA 635 μW non-contact compensation IC for body channel communication.Kyoung-Rog Lee, Jaeeun Jang, Hyunwoo Cho, Hoi-Jun Yoo
2016ISCASA 48 μW, 8.88 10-3 W/W batteryless energy harvesting BCC identification system.Jihee Lee, Yongsu Lee, Hyunwoo Cho, Hoi-Jun Yoo
2016ISCASA 17.5 fJ/bit energy-efficient analog SRAM for mixed-signal processing.Jinsu Lee, Dongjoo Shin, Youchang Kim, Hoi-Jun Yoo
2015ISCASA 124.9fps memory-efficient hand segmentation processor for hand gesture in mobile devices.Sungpill Choi, Seongwook Park, Gyeonghoon Kim, Hoi-Jun Yoo
2015ISCASA 0.54-mW duty controlled RSSI with current reusing technique for human body communication.Jaeeun Jang, Yongsu Lee, Hyunwoo Cho, Hoi-Jun Yoo
2015ISCASA 24-mW 28-Gb/s wireline receiver with low-frequency equalizing CTLE and 2-tap speculative DFE.Minseo Kim, Joonsung Bae, Unsoo Ha, Hoi-Jun Yoo
2015ISCASA 3.13nJ/sample energy-efficient speech extraction processor for robust speech recognition in mobile head-mounted display systems.Jinmook Lee, Seongwook Park, Injoon Hong, Hoi-Jun Yoo
2014ISCASAn 1.61mW mixed-signal column processor for BRISK feature extraction in CMOS image sensor.Kyeongryeol Bong, Gyeonghoon Kim, Injoon Hong, Hoi-Jun Yoo
2014ISCAS3.8 mW electrocardiogram (ECG) filtered electrical impedance tomography IC using I/Q homodyne architecture for breast cancer diagnosis.Yongsu Lee, Unsoo Ha, Kiseok Song, Hoi-Jun Yoo
2014ISCASAn 1.92mW Feature Reuse Engine based on inter-frame similarity for low-power object recognition in video frames.Dongjoo Shin, Injoon Hong, Hoi-Jun Yoo
2013ISCASA 0.7pJ/bit 2Gbps self-synchronous serial link receiver using gated-ring oscillator for inductive coupling communication.Unsoo Ha, Hyunwoo Cho, Hoi-Jun Yoo
2013ISCASA 34.1fps scale-space processor with two-dimensional cache for real-time object recognition.Youchang Kim, Junyoung Park, Hoi-Jun Yoo
2013ISCASA multi-modal and tunable Radial-Basis-Funtion circuit with supply and temperature compensation.Kyuho Lee, Junyoung Park, Gyeonghoon Kim, Injoon Hong, Hoi-Jun Yoo
2013ISCASA 32.8mW 60fps cortical vision processor for spatio-temporal action recognition.Seongwook Park, Junyoung Park, Injoon Hong, Hoi-Jun Yoo
2012ISCASA 39 W body channel communication wake-up receiver with injection-locking ring-oscillator for wireless body area network.Hyunwoo Cho, Joonsung Bae, Hoi-Jun Yoo
2012ISCASA 2.1W real-time reconfigurable wearable BAN controller with dual linked list structure.Seulki Lee, Taehwan Roh, Sunjoo Hong, Hoi-Jun Yoo
2011ISCASA 145W 88 parallel multiplier based on optimized bypassing architecture.Sunjoo Hong, Taehwan Roh, Hoi-Jun Yoo
2011ISCASA low-energy hybrid radix-4/-8 multiplier for portable multimedia applications.Gyeonghoon Kim, Seungjin Lee, Junyoung Park, Hoi-Jun Yoo
2011ISCASA 2.4W 400nC/s constant charge injector for wirelessly-powered electro-acupuncture.Hyungwoo Lee, Kiseok Song, Long Yan, Hoi-Jun Yoo
2010ISCASA 22.4 mW competitive fuzzy edge detection processor for volume rendering.Joonsoo Kwon, Minsu Kim, Jinwook Oh, Hoi-Jun Yoo
2010ISCASLive demonstration: A real-time compensated inductive transceiver for wearable MP3 player system on multi-layered planar fashionable circuit board.Seulki Lee, Seungwook Paek, Hoi-Jun Yoo
2010ISCASA real-time compensated inductive transceiver for wearable MP3 player system on multi-layered planar fashionable circuit board.Seulki Lee, Seungwook Paek, Hoi-Jun Yoo
2010ISCASA 30fps stereo matching processor based on belief propagation with disparity-parallel PE array architecture.Junyoung Park, Seungjin Lee, Hoi-Jun Yoo
2010ISCASA lOMb/s 4ns jitter direct conversion low Modulation Index FSK demodulator for low-energy body sensor network.Taehwan Roh, Joonsung Bae, Hoi-Jun Yoo
2010ISCASA wirelessly-powered electro-acupuncture based on Adaptive Pulse Width Mono-Phase stimulation.Kiseok Song, Seulki Lee, Hoi-Jun Yoo
2010ISWCArm-band type textile-MP3 player with multi-layer Planar Fashionable Circuit Board (P-FCB) techniques.Seulki Lee, Binhee Kim, Taehwan Roh, Sunjoo Hong, Hoi-Jun Yoo
2010ISWCMessage from technical program co-chairs.Hoi-Jun Yoo, Kristof Van Laerhoven
2009BSNA Wearable Fabric Computer by Planar-Fashionable Circuit Board Technique.Hyejung Kim, Yongsang Kim, Binhee Kim, Hoi-Jun Yoo
2009ISCASAn Energy-efficient Dual Sampling SAR ADC with Reduced Capacitive DAC.Binhee Kim, Long Yan, Jerald Yoo, Namjun Cho, Hoi-Jun Yoo
2009ISLPEDA 60fps 496mW multi-object recognition processor with workload-aware dynamic power management.Joo-Young Kim, Seungjin Lee, Jinwook Oh, Minsu Kim, Hoi-Jun Yoo
2009ISWCAn Attachable ECG Sensor Bandage with Planar-Fashionable Circuit Board.Jerald Yoo, Long Yan, Seulki Lee, Hyejung Kim, Binhee Kim, Hoi-Jun Yoo
2008DACVision platform for mobile intelligent robot based on 81.6 GOPS object recognition processor.Donghyun Kim, Kwanho Kim, Joo-Young Kim, Seungjin Lee, Hoi-Jun Yoo
2008ISCASA 0.6pJ/b 3Gb/s/ch transceiver in 0.18 m CMOS for 10mm on-chip interconnects.Joonsung Bae, Joo-Young Kim, Hoi-Jun Yoo
2008ISCASA 6.3nJ/op low energy 160-bit modulo-multiplier for elliptic curve cryptography processor.Hyejung Kim, Yongsang Kim, Hoi-Jun Yoo
2008ISCASA 200Mbps 0.02nJ/b dual-mode inductive coupling transceiver for cm-range interconnection.Seulki Lee, Jerald Yoo, Hoi-Jun Yoo
2007BSNA Low Power Compression Processor for Body Sensor Network System.Hyejung Kim, Sungdae Choi, Hoi-Jun Yoo
2007BSNLow Energy On-Body Communication for BSN.Hoi-Jun Yoo, Seong-Jun Song, Namjun Cho, Hye Jeong Kim
2007ISCASA Low Power Digital Signal Processor with Adaptive Band Activation for Digital Hearing Aid Chip.Seungjin Lee, Sunyoung Kim, Hoi-Jun Yoo
2007ISCASA Power Management Unit with Continuous Co-Locking of Clock Frequency and Supply Voltage for Dynamic Voltage and Frequency Scaling.Jeabin Lee, Byeong-Gyu Nam, Seong-Jun Song, Namjun Cho, Hoi-Jun Yoo
2007ISLPEDA low power multimedia SoC with fully programmable 3D graphics and MPEG4/H.264/JPEG for mobile devices.Jeong-Ho Woo, Ju-Ho Sohn, Hyejung Kim, Jongcheol Jeong, Euljoo Jeong, Suk Joong Lee, Hoi-Jun Yoo
2006DATEA network-on-chip with 3Gbps/wire serialized on-chip interconnect using adaptive control schemes.Se-Joong Lee, Kwanho Kim, Hyejung Kim, Namjun Cho, Hoi-Jun Yoo
2006DATEDesign and test of fixed-point multimedia co-processor for mobile applications.Ju-Ho Sohn, Jeong-Ho Woo, Jerald Yoo, Hoi-Jun Yoo
2006ISCASA 372 ps 64-bit adder using fast pull-up logic in 0.18m CMOS.Joo-Young Kim, Kangmin Lee, Hoi-Jun Yoo
2006ISCASA 10W digital signal processor with adaptive-SNR monitoring for a sub-1V digital hearing aid.Jerald Yoo, Sunyoung Kim, Namjun Cho, Seong-Jun Song, Hoi-Jun Yoo
2006ISWCA Low-power Star-topology Body Area Network Controller for Periodic Data Monitoring Around and Inside the Human Body.Sungdae Choi, Seong-Jun Song, Kyomin Sohn, Hyejung Kim, Joo-Young Kim, Jerald Yoo, Hoi-Jun Yoo
2006ISWCLow Power Wearable Audio Player Using Human Body Communications.Seong-Jun Song, Seungjin Lee, Namjun Cho, Hoi-Jun Yoo
2005ISCASA 8-W, 0.3-mmNarrijun Cho, Seong-Jun Song, Jae-Youl Lee, Sunyoung Kim, Shiho Kim, Hoi-Jun Yoo
2005ISCASAn arbitration look-ahead scheme for reducing end-to-end latency in networks on chip.Kwanho Kim, Se-Joong Lee, Kangmin Lee, Hoi-Jun Yoo
2005ISCASA reconfigurable crossbar switch with adaptive bandwidth control for networks-on-chip.Donghyun Kim, Kangmin Lee, Se-Joong Lee, Hoi-Jun Yoo
2005ISCASA 0.9-V 67-W analog front-end using adaptive-SNR technique for digital hearing aid.Sunyoung Kim, Jae-Youl Lee, Seong-Jun Song, Namjun Cho, Hoi-Jun Yoo
2005ISCASA fixed-point 3D graphics library with energy-efficient cache architecture for mobile multimedia systems.Min-wuk Lee, Byeong-Gyu Nam, Ju-Ho Sohn, Namjun Cho, Hyejung Kim, Kwanho Kim, Hoi-Jun Yoo
2004ASPDACA low-power graphics LSI integrating 29Mb embedded DRAM for mobile multimedia applications.Ramchan Woo, Sungdae Choi, Ju-Ho Sohn, Seong-Jun Song, Young-Don Bae, Hoi-Jun Yoo
2004ICCADSILENT: serialized low energy transmission coding for on-chip interconnection networks.Kangmin Lee, Se-Joong Lee, Hoi-Jun Yoo
2003ISCASCMOS optical receiver chipset for gigabit Ethernet applications.Sung-Eun Kim, Seong-Jun Song, Sung Min Park, Hoi-Jun Yoo
2002GLOBECOMA practical method to use eDRAM in the shared bus packet switch.Kangmin Lee, Se-Joong Lee, Hoi-Jun Yoo
2002ISCASOptimization of portable system architecture for real-time 3D graphics.Ju-Ho Sohn, Ramchan Woo, Hoi-Jun Yoo
2002VLSIDEmbedded DRAM (eDRAM) Power-Energy Estimation for System-on-a-Chip (SoC) Applications.Yong-Ha Park, Jeonghoon Kook, Hoi-Jun Yoo
2001ASPDACSingle chip 3D rendering engine integrating embedded DRAM frame buffer and Hierarchical Octet Tree (HOT) array processor with bandwidth amplification.Yong-Ha Park, Seon-Ho Han, Hoi-Jun Yoo
2001ISCASDesign and implementation of CMOS LVDS 2.5 Gb/s transmitter and 1.3 Gb/s receiver for optical interconnections.Jaeseo Lee, Jae-Won Lim, Sung-Jun Song, Sung-Sik Song, Wang-joo Lee, Hoi-Jun Yoo
2001ISCASA comparative performance analysis of a DDR-SDRAM, a D-RDRAM, and a DDR-FCRAM using a POPeye simulator.Kangmin Lee, Chi Weon Yoon, Ramchan Woo, Jeong-Hun Kook, Ja-Il Koo, Tae-Sung Jung, Hoi-Jun Yoo
2000ISCASOne chip-low power digital-TCXO with sub-ppm accuracy.Se-Joong Lee, Jinho Han, Seung-Ho Hank, Joe-Ho Lee, Jung-Su Kim, Minkyu Je, Hoi-Jun Yoo
2000ISCASA 670 ps, 64 bit dynamic low-power adder design.Ramchan Woo, Se-Joong Lee, Hoi-Jun Yoo
1993ISCASA Precision CMOS Voltage Reference with Enhanced Stability for the Application to Advance VLSIs.Hoi-Jun Yoo, Seung-Jun Lee, Jeong-Tae Kwon, Wi-Sik Min, Kye-Hwan Oh