Skip to content

Jen-Chieh Liu

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

9

Venues

2

Active years

2006–2016

Best venue rank

C

Where they publish

Papers

9 indexed papers, newest first.

YearVenueTitleAuthors
2016DDECSA chaotically injected timing technique for ring-based oscillators.Yo-Hao Tu, Kuo-Hsing Cheng, Wei-Ren Wang, Jen-Chieh Liu, Hong-Yi Huang
2015DDECSPVT Insensitive High-Resolution Time to Digital Converter for Intraocular Pressure Sensing.Hong-Yi Huang, Jen-Chieh Liu, Pei-Ying Lee, Kun-Yuan Chen, Jin-Sheng Chen, Kuo-Hsing Cheng, Tzuen-Hsi Huang, Ching-Hsing Luo, Jin-Chern Chiou
2014DDECSA 64-MHz∼640-MHz 64-phase clock generator.Hong-Yi Huang, Jen-Chieh Liu, Shi-Jia Sun, Cheng-Hao Fu, Kuo-Hsing Cheng
2014ISCASA radio-controlled receiver for clocks/watches and alarm applications.Jen-Chieh Liu, Huan-Ke Chiu, Jia-Hung Peng, Yuan-Hua Chu, Hong-Yi Huang
2012DDECSAuto-calibration techniques in built-in jitter measurement circuit.Chih-Ping Cheng, Jen-Chieh Liu, Kuo-Hsing Cheng
2011ISCASAll digital phase-locked loop using active inductor oscillator and novel locking algorithm.Tzu-Chi Huang, Hong-Yi Huang, Jen-Chieh Liu, Kuo-Hsing Cheng, Ching-Hsing Luo
2010DDECSA time-to-digital converter using multi-phase-sampling and time amplifier for all digital phase-locked loop.Kuo-Hsing Cheng, Chang-Chien Hu, Jen-Chieh Liu, Hong-Yi Huang
2009DDECS0.5V 160-MHz 260uW all digital phase-locked loop.Jen-Chieh Liu, Hong-Yi Huang, Wei-Bin Yang, Kuo-Hsing Cheng
2006ISCASHigh-gain and high-bandwidth rail-to-rail operational amplifier with slew rate boost circuit.Hong-Yi Huang, Bo-Ruei Wang, Jen-Chieh Liu