Skip to content

Kuo-Liang Cheng

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

11

Venues

5

Active years

2000–2005

Best venue rank

A*

Where they publish

Papers

11 indexed papers, newest first.

YearVenueTitleAuthors
2005ASPDACDesign and test of a scalable security processor.Chih-Pin Su, Chen-Hsing Wang, Kuo-Liang Cheng, Chih-Tsun Huang, Cheng-Wen Wu
2004ITCAn SOC Test Integration Platform and Its Industrial Realization.Kuo-Liang Cheng, Jing-Reng Huang, Chih-Wea Wang, Chih-Yen Lo, Li-Ming Denq, Chih-Tsun Huang, Shin-Wei Hung, Jye-Yuan Lee
2003ICCADFAME: A Fault-Pattern Based Memory Failure Analysis Framework.Kuo-Liang Cheng, Chih-Wea Wang, Jih-Nung Lee, Yung-Fa Chou, Chih-Tsun Huang, Cheng-Wen Wu
2003ITCFault Pattern Oriented Defect Diagnosis for Memories.Chih-Wea Wang, Kuo-Liang Cheng, Jih-Nung Lee, Yung-Fa Chou, Chih-Tsun Huang, Cheng-Wen Wu, Frank Huang, Hong-Tzer Yang
2003VTSTest and Diagnosis of Word-Oriented Multiport Memories.Chih-Wea Wang, Kuo-Liang Cheng, Chih-Tsun Huang, Cheng-Wen Wu
2002VTSRAMSES-FT: A Fault Simulator for Flash Memory Testing and Diagnostics.Kuo-Liang Cheng, Jen-Chieh Yeh, Chih-Wea Wang, Chih-Tsun Huang, Cheng-Wen Wu
2001DACSimulation-Based Test Algorithm Generation and Port Scheduling for Multi-Port Memories.Chi-Feng Wu, Chih-Tsun Huang, Kuo-Liang Cheng, Chih-Wea Wang, Cheng-Wen Wu
2001ITCMarch-based RAM diagnosis algorithms for stuck-at and coupling faults.Jin-Fu Li, Kuo-Liang Cheng, Chih-Tsun Huang, Cheng-Wen Wu
2001VTSEfficient Neighborhood Pattern-Sensitive Fault Test Algorithms for Semiconductor Memories.Kuo-Liang Cheng, Ming-Fu Tsai, Cheng-Wen Wu
2000ICCADError Catch and Analysis for Semiconductor Memories Using March Tests.Chi-Feng Wu, Chih-Tsun Huang, Chih-Wea Wang, Kuo-Liang Cheng, Cheng-Wen Wu
2000VTSSimulation-Based Test Algorithm Generation for Random Access Memories.Chi-Feng Wu, Chih-Tsun Huang, Kuo-Liang Cheng, Cheng-Wen Wu