Skip to content

Margaret Martonosi

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

138

Venues

38

Active years

1989–2026

Best venue rank

A*

Where they publish

Papers

138 indexed papers, newest first.

YearVenueTitleAuthors
2026ASPLOSPropHunt: Automated Optimization of Quantum Syndrome Measurement Circuits.Joshua Viszlai, Satvik Maurya, Swamit Tannu, Margaret Martonosi, Frederic T. Chong
2025QCEAn Application of Quantum Computing to Modeling Human Decision-Making.Joseph Fluegemann, Jiaqi Huang, Raghavendra Pradyumna Pothukuchi, Margaret Martonosi, Jerome R. Busemeyer, Jonathan D. Cohen
2025QCEStatistical Assertions for Debugging Quantum Circuits and States in CUDA-Q.Jocelyn Li, Ella Rubinshtein, Margaret Martonosi
2025QCEPerformance Characterization of Quantum Simulation in CUDA-Q.Ella Rubinshtein, Jocelyn Li, Margaret Martonosi
2024ISPASSMuchiSim: A Simulation Framework for Design Exploration of Multi-Chip Manycore Systems.Marcelo Orenes-Vera, Esin Tureci, Margaret Martonosi, David Wentzlaff
2024QCEAccelerating Quantum Subcircuit Reconstruction Utilizing Multi-Node Computation.Chuck Garcia, Ellie Vogel, Wei Tang, Margaret Martonosi
2023HPCADalorex: A Data-Local Program Execution and Architecture for Memory-bound Applications.Marcelo Orenes-Vera, Esin Tureci, David Wentzlaff, Margaret Martonosi
2023MICROArchitectural Support for Optimizing Huge Page Selection Within the OS.Aninda Manocha, Zi Yan, Esin Tureci, Juan L. Aragn, David W. Nellans, Margaret Martonosi
2023MICROAutoCC: Automatic Discovery of Covert Channels in Time-Shared Hardware.Marcelo Orenes-Vera, Hyunsung Yun, Nils Wistoff, Gernot Heiser, Luca Benini, David Wentzlaff, Margaret Martonosi
2023MICROHetArch: Heterogeneous Microarchitectures for Superconducting Quantum Systems.Samuel A. Stein, Sara Sussman, Teague Tomesh, Charles Guinn, Esin Tureci, Sophia Fuhui Lin, Wei Tang, James Ang, Srivatsan Chakram, Ang Li, Margaret Martonosi, Fred Chong, Andrew A. Houck, Isaac L. Chuang, Michael Austin DeMarco
2023QCEDivide and Conquer for Combinatorial Optimization and Distributed Quantum Computation.Teague Tomesh, Zain H. Saleem, Michael A. Perlin, Pranav Gokhale, Martin Suchara, Margaret Martonosi
2022HPCASupermarQ: A Scalable Quantum Benchmark Suite.Teague Tomesh, Pranav Gokhale, Victory Omole, Gokul Subramanian Ravi, Kaitlin N. Smith, Joshua Viszlai, Xin-Chuan Wu, Nikos Hardavellas, Margaret Martonosi, Frederic T. Chong
2022ISCATiny but mighty: designing and realizing scalable latency tolerance for manycore SoCs.Marcelo Orenes-Vera, Aninda Manocha, Jonathan Balkind, Fei Gao, Juan L. Aragn, David Wentzlaff, Margaret Martonosi
2022USENIXMargaret Martonosi, National Science Foundation.Margaret Martonosi
2021ASPLOSLogical abstractions for noisy variational Quantum algorithm simulation.Yipeng Huang, Steven Holtzen, Todd D. Millstein, Guy Van den Broeck, Margaret Martonosi
2021ASPLOSCutQC: using small Quantum computers for large Quantum circuit evaluations.Wei Tang, Teague Tomesh, Martin Suchara, Jeffrey Larson, Margaret Martonosi
2021DACAutoSVA: Democratizing Formal Verification of RTL Module Interactions.Marcelo Orenes-Vera, Aninda Manocha, David Wentzlaff, Margaret Martonosi
2021ISCADesigning Calibration and Expressivity-Efficient Instruction Sets for Quantum Computing.Lingling Lao, Prakash Murali, Margaret Martonosi, Dan E. Browne
2021SPAASPAA'21 Panel Paper: Architecture-Friendly Algorithms versus Algorithm-Friendly Architectures.Guy E. Blelloch, William J. Dally, Margaret Martonosi, Uzi Vishkin, Katherine A. Yelick
2020ASPLOSSoftware Mitigation of Crosstalk on Noisy Intermediate-Scale Quantum Computers.Prakash Murali, David C. McKay, Margaret Martonosi, Ali Javadi-Abhari
2020ICCADA Simulator and Compiler Framework for Agile Hardware-Software Co-design Evaluation and Exploration.Tyler Sorensen, Aninda Manocha, Esin Tureci, Marcelo Orenes-Vera, Juan L. Aragn, Margaret Martonosi
2020ISCASQUARE: Strategic Quantum Ancilla Reuse for Modular Quantum Programs via Cost-Effective Uncomputation.Yongshan Ding, Xin-Chuan Wu, Adam Holmes, Ash Wiseth, Diana Franklin, Margaret Martonosi, Frederic T. Chong
2020ISCATransForm: Formally Specifying Transistency Models and Synthesizing Enhanced Litmus Tests.Naorin Hossain, Caroline Trippel, Margaret Martonosi
2020ISCAArchitecting Noisy Intermediate-Scale Trapped Ion Quantum Computers.Prakash Murali, Dripto M. Debroy, Kenneth R. Brown, Margaret Martonosi
2020ISPASSMosaicSim: A Lightweight, Modular Simulator for Heterogeneous Systems.Opeoluwa Matthews, Aninda Manocha, Davide Giri, Marcelo Orenes-Vera, Esin Tureci, Tyler Sorensen, Tae Jun Ham, Juan L. Aragn, Luca P. Carloni, Margaret Martonosi
2020MICROPerpLE: Improving the Speed and Effectiveness of Memory Consistency Testing.Themis Melissaris, Markos Markakis, Kelly A. Shaw, Margaret Martonosi
2020QCEOptimization of Simultaneous Measurement for Variational Quantum Eigensolver Applications.Pranav Gokhale, Olivia Angiuli, Yongshan Ding, Kaiwen Gui, Teague Tomesh, Martin Suchara, Margaret Martonosi, Frederic T. Chong
2019ASPLOSNoise-Adaptive Compiler Mappings for Noisy Intermediate-Scale Quantum Computers.Prakash Murali, Jonathan M. Baker, Ali Javadi-Abhari, Frederic T. Chong, Margaret Martonosi
2019ISCAStatistical assertions for validating patterns and finding bugs in quantum programs.Yipeng Huang, Margaret Martonosi
2019ISCAFull-stack, real-system quantum computer studies: architectural comparisons and design insights.Prakash Murali, Norbert Matthias Linke, Margaret Martonosi, Ali Javadi-Abhari, Nhung Hong Nguyen, Cinthia Huerta Alderete
2018FMCADILA-MCM: Integrating Memory Consistency Models with Instruction-Level Abstractions for Heterogeneous System-on-Chip Verification.Hongce Zhang, Caroline Trippel, Yatin A. Manerkar, Aarti Gupta, Margaret Martonosi, Sharad Malik
2018MICROMagic-State Functional Units: Mapping and Scheduling Multi-Level Distillation Circuits for Fault-Tolerant Quantum Architectures.Yongshan Ding, Adam Holmes, Ali Javadi-Abhari, Diana Franklin, Margaret Martonosi, Frederic T. Chong
2018MICROPipeProof: Automated Memory Consistency Proofs for Microarchitectural Specifications.Yatin A. Manerkar, Daniel Lustig, Margaret Martonosi, Aarti Gupta
2018MICROCheckMate: Automated Synthesis of Hardware Exploits and Security Litmus Tests.Caroline Trippel, Daniel Lustig, Margaret Martonosi
2018OOPSLAQDB: From Quantum Algorithms Towards Correct Quantum Programs.Yipeng Huang, Margaret Martonosi
2018SIGMETRICSNew Metrics and Models for a Post-ISA Era: Managing Complexity and Scaling Performance in Heterogeneous Parallelism and Internet-of-Things.Margaret Martonosi
2017ASPLOSTriCheck: Memory Model Verification at the Trisection of Software, Hardware, and ISA.Caroline Trippel, Yatin A. Manerkar, Daniel Lustig, Michael Pellauer, Margaret Martonosi
2017MICROOptimized surface code communication in superconducting quantum computers.Ali Javadi-Abhari, Pranav Gokhale, Adam Holmes, Diana Franklin, Kenneth R. Brown, Margaret Martonosi, Frederic T. Chong
2017MICRORTLcheck: verifying the memory consistency of RTL designs.Yatin A. Manerkar, Daniel Lustig, Margaret Martonosi, Michael Pellauer
2017WoWMoMLocomotive: Optimizing mobile web traffic using selective compression.Themis Melissaris, Kelly A. Shaw, Margaret Martonosi
2016ASPLOSCOATCheck: Verifying Memory Ordering at the Hardware-OS Interface.Daniel Lustig, Geet Sethi, Margaret Martonosi, Abhishek Bhattacharjee
2016MICROGraphicionado: A high-performance and energy-efficient accelerator for graph analytics.Tae Jun Ham, Lisa Wu, Narayanan Sundaram, Nadathur Satish, Margaret Martonosi
2016MICROKeynotes: Internet of Things: History and hype, technology and policy.Margaret Martonosi
2015ASPLOSCompiler Management of Communication and Parallelism for Quantum Computation.Jeff Heckey, Shruti Patil, Ali JavadiAbhari, Adam Holmes, Daniel Kudrow, Kenneth R. Brown, Diana Franklin, Frederic T. Chong, Margaret Martonosi
2015ASPLOSCommGuard: Mitigating Communication Errors in Error-Prone Parallel Execution.Yavuz Yetim, Sharad Malik, Margaret Martonosi
2015INFOCOMDynamic adaptive techniques for learning application delay tolerance for mobile data offloading.Ozlem Bilgir Yetim, Margaret Martonosi
2015ISCAArMOR: defending against memory consistency model mismatches in heterogeneous architectures.Daniel Lustig, Caroline Trippel, Michael Pellauer, Margaret Martonosi
2015ISPASSCharacterization and cross-platform analysis of high-throughput accelerators.Keitaro Oka, Wenhao Jia, Margaret Martonosi, Koji Inoue
2015MICRODeSC: decoupled supply-compute communication management for heterogeneous architectures.Tae Jun Ham, Juan L. Aragn, Margaret Martonosi
2015MICROCCICheck: using hb graphs to verify the coherence-consistency interface.Yatin A. Manerkar, Daniel Lustig, Michael Pellauer, Margaret Martonosi
2014HPCAMRPB: Memory request prioritization for massively parallel processors.Wenhao Jia, Kelly A. Shaw, Margaret Martonosi
2014MICROPipe Check: Specifying and Verifying Microarchitectural Enforcement of Memory Consistency Models.Daniel Lustig, Michael Pellauer, Margaret Martonosi
2014WoWMoMAdaptive delay-tolerant scheduling for efficient cellular and WiFi usage.Ozlem Bilgir Yetim, Margaret Martonosi
2013DATEExtracting useful computation from error-prone processors for streaming applications.Yavuz Yetim, Margaret Martonosi, Sharad Malik
2013HPCAReducing GPU offload latency via fine-grained CPU-GPU synchronization.Daniel Lustig, Margaret Martonosi
2012ASPDACEPROF: An energy/performance/reliability optimization framework for streaming applications.Yavuz Yetim, Sharad Malik, Margaret Martonosi
2012ICSCharacterizing and improving the use of demand-fetched caches in GPUs.Wenhao Jia, Kelly A. Shaw, Margaret Martonosi
2012ISPASSStargazer: Automated regression-based GPU design space exploration.Wenhao Jia, Kelly A. Shaw, Margaret Martonosi
2012ISPASSKeynote: Parallelism, heterogeneity, communication: Emerging challenges for performance analysis.Margaret Martonosi
2012MOBICOMAdaptive usage of cellular and WiFi bandwidth: an optimal scheduling formulation.Ozlem Bilgir Yetim, Margaret Martonosi
2012MobisysHuman mobility modeling at metropolitan scales.Sibren Isaacman, Richard A. Becker, Ramn Cceres, Margaret Martonosi, James Rowland, Alexander Varshavsky, Walter Willinger
2011HPCAShared last-level TLBs for chip multiprocessors.Abhishek Bhattacharjee, Daniel Lustig, Margaret Martonosi
2011ISPASSCharacterization and dynamic mitigation of intra-application cache interference.Carole-Jean Wu, Margaret Martonosi
2011MICROSHiP: signature-based hit predictor for high performance caching.Carole-Jean Wu, Aamer Jaleel, William Hasenplaugh, Margaret Martonosi, Simon C. Steely Jr., Joel S. Emer
2011MICROPACMan: prefetch-aware cache management for high performance caching.Carole-Jean Wu, Aamer Jaleel, Margaret Martonosi, Simon C. Steely Jr., Joel S. Emer
2011MobisysSignalGuru: leveraging mobile phones for collaborative traffic signal schedule advisory.Emmanouil Koukoumidis, Li-Shiuan Peh, Margaret Martonosi
2011MobisysDemo: SignalGuru: leveraging mobile phones for collaborative traffic signal schedule advisory.Emmanouil Koukoumidis, Li-Shiuan Peh, Margaret Martonosi
2011PERCOMRanges of human mobility in Los Angeles and New York.Sibren Isaacman, Richard A. Becker, Ramn Cceres, Stephen G. Kobourov, Margaret Martonosi, James Rowland, Alexander Varshavsky
2011PERCOMRegReS: Adaptively maintaining a target density of regional services in opportunistic vehicular networks.Emmanouil Koukoumidis, Li-Shiuan Peh, Margaret Martonosi
2011RecSysDistributed rating prediction in user generated content streams.Sibren Isaacman, Stratis Ioannidis, Augustin Chaintreau, Margaret Martonosi
2011WWWLow-infrastructure methods to improve internet access for mobile users in emerging regions.Sibren Isaacman, Margaret Martonosi
2010ASPLOSInter-core cooperative TLB for chip multiprocessors.Abhishek Bhattacharjee, Margaret Martonosi
2010SIGMETRICSManaging the cost, energy consumption, and carbon footprint of internet services.Kien Le, Ozlem Bilgir, Ricardo Bianchini, Margaret Martonosi, Thu D. Nguyen
2009ISCAThread criticality predictors for dynamic performance, power, and resource management in chip multiprocessors.Abhishek Bhattacharjee, Margaret Martonosi
2008CASESZebraNet and beyond: applications and systems support for mobile, dynamic networks.Margaret Martonosi
2008ISLPEDFull-system chip multiprocessor power evaluations using FPGA-based emulation.Abhishek Bhattacharjee, Gilberto Contreras, Margaret Martonosi
2008MOBICOMPotential for collaborative caching and prefetching in largely-disconnected villages.Sibren Isaacman, Margaret Martonosi
2007ISCATailoring quantum architectures to implementation style: a quantum computer for mobile and persistent qubits.Eric Chi, Stephen A. Lyon, Margaret Martonosi
2007MobisysDali: a communication-centric data abstraction layer for energy-constrained devices in mobile sensor networks.Christopher M. Sadler, Margaret Martonosi
2006HPCAPhase characterization for power: evaluating control-flow-based and event-counter-based techniques.Canturk Isci, Margaret Martonosi
2006ISCATechniques for Multicore Thermal Management: Classification and New Exploration.James Donald, Margaret Martonosi
2006ISLPEDPower efficiency for variation-tolerant multicore processors.James Donald, Margaret Martonosi
2006MASCOTSSituation-Aware Caching Strategies in Highly Varying Mobile Networks.Yong Wang, Margaret Martonosi, Li-Shiuan Peh
2006MICROAn Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget.Canturk Isci, Alper Buyuktosunoglu, Chen-Yong Cher, Pradip Bose, Margaret Martonosi
2006MICROLive, Runtime Phase Monitoring and Prediction on Real Systems with Application to Dynamic Power Management.Canturk Isci, Gilberto Contreras, Margaret Martonosi
2006MiddlewareMiddleware for long-term deployment of delay-tolerant sensor networks.Pei Zhang, Christopher M. Sadler, Margaret Martonosi
2006MOBIHOCA supervised learning approach for routing optimizations in wireless sensor networks.Yong Wang, Margaret Martonosi, Li-Shiuan Peh
2006SIGCOMMTransport layer approaches for improving idle energy in challenged sensor networks.Yong Wang, Chieh-Yih Wan, Margaret Martonosi, Li-Shiuan Peh
2006SENSYSData compression algorithms for energy-constrained devices in delay tolerant networks.Christopher M. Sadler, Margaret Martonosi
2006SENSYSEnergy adaptation techniques to optimize data delivery in store-and-forward sensor networks.Pei Zhang, Margaret Martonosi
2006SECONSupervised Learning in Sensor Networks: New Approaches with Routing, Reliability Optimizations.Yong Wang, Margaret Martonosi, Li-Shiuan Peh
2005HPCAVoltage and Frequency Control With Adaptive Reaction Time in Multiple-Clock-Domain Processors.Qiang Wu, Philo Juang, Margaret Martonosi, Douglas W. Clark
2005ISLPEDPower prediction for intel XScale processors using performance monitoring unit events.Gilberto Contreras, Margaret Martonosi
2005ISLPEDCoordinated, distributed, formal energy management of chip multiprocessors.Philo Juang, Qiang Wu, Li-Shiuan Peh, Margaret Martonosi, Douglas W. Clark
2005ISLPEDBounds on power savings using runtime dynamic voltage scaling: an exact algorithm and a linear-time heuristic approximation.Fen Xie, Margaret Martonosi, Sharad Malik
2005MICROA Dynamic Compilation Framework for Controlling Microprocessor Energy and Performance.Qiang Wu, Margaret Martonosi, Douglas W. Clark, Vijay Janapa Reddi, Dan Connors, Youfeng Wu, Jin Lee, David M. Brooks
2005SIGCOMMErasure-coding based routing for opportunistic networks.Yong Wang, Sushant Jain, Margaret Martonosi, Kevin Fall
2005SENSYSA new scheme on link quality prediction and its applications to metric-based routing.Yong Wang, Margaret Martonosi, Li-Shiuan Peh
2004ASPLOSFormal online methods for voltage/frequency control in multiple clock domain microprocessors.Qiang Wu, Philo Juang, Margaret Martonosi, Douglas W. Clark
2004HPCAWavelet Analysis for Microprocessor Design: Experiences with Wavelet-Based dI/dt Characterization.Russ Joseph, Zhigang Hu, Margaret Martonosi
2004ISPASSSpectral analysis for characterizing program power and performance.Russ Joseph, Margaret Martonosi, Zhigang Hu
2004MobisysImplementing Software on Resource-Constrained Mobile Sensors: Experiences with Impala and ZebraNet.Ting Liu, Christopher M. Sadler, Pei Zhang, Margaret Martonosi
2004SENSYSHardware design experiences in ZebraNet.Pei Zhang, Christopher M. Sadler, Stephen A. Lyon, Margaret Martonosi
2003HPCATCP: Tag Correlating Prefetchers.Zhigang Hu, Margaret Martonosi, Stefanos Kaxiras
2003HPCAControl Techniques to Eliminate Voltage Emergencies in High Performance Processors.Russ Joseph, David M. Brooks, Margaret Martonosi
2003MICRORuntime Power Monitoring in High-End Processors: Methodology and Empirical Data.Canturk Isci, Margaret Martonosi
2003PLDICompile-time dynamic voltage scaling settings: opportunities and limits.Fen Xie, Margaret Martonosi, Sharad Malik
2003PPoPPImpala: a middleware system for managing autonomic, parallel sensor systems.Ting Liu, Margaret Martonosi
2002ASPLOSEnergy-efficient computing for wildlife tracking: design tradeoffs and early experiences with ZebraNet.Philo Juang, Hidekazu Oki, Yong Wang, Margaret Martonosi, Li-Shiuan Peh, Daniel Rubenstein
2002ICCDApplying Decay Strategies to Branch Predictors for Leakage Energy Savings.Zhigang Hu, Philo Juang, Kevin Skadron, Douglas W. Clark, Margaret Martonosi
2002ISCATimekeeping in the Memory System: Predicting and Optimizing Memory Behavior.Zhigang Hu, Margaret Martonosi, Stefanos Kaxiras
2002ISLPEDManaging leakage for transient data: decay and quasi-static 4T memory cells.Zhigang Hu, Philo Juang, Phil Diodato, Stefanos Kaxiras, Kevin Skadron, Margaret Martonosi, Douglas W. Clark
2001HPCADynamic Thermal Management for High-Performance Microprocessors.David M. Brooks, Margaret Martonosi
2001ISCACache decay: exploiting generational behavior to reduce cache leakage power.Stefanos Kaxiras, Zhigang Hu, Margaret Martonosi
2001ISLPEDRun-time power estimation in high performance microprocessors.Russ Joseph, Margaret Martonosi
2000EuroParLimits and Graph Structure of Available Instruction-Level Parallelism (Research Note).Darko Stefanovic, Margaret Martonosi
2000FPLOn Availability of Bit-Narrow Operations in General-Purpose Applications.Darko Stefanovic, Margaret Martonosi
2000ISCAWattch: a framework for architectural-level power analysis and optimizations.David M. Brooks, Vivek Tiwari, Margaret Martonosi
2000ICSAutomated cache optimizations using CME driven diagnosis.Somnath Ghosh, Margaret Martonosi, Sharad Malik
1999FCCMAn Edge-Endpoint-Based Configurable Hardware Architecture for VLSI CAD Layout Design Rule Checking.Zhen Luo, Margaret Martonosi, Pranav Ashar
1999HPCADynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance.David M. Brooks, Margaret Martonosi
1999SIGMETRICSAn Adaptive Globally-Synchronizing Clock Algorithm and its Implementation on a Myrinet-based PC Cluster.Cheng Liao, Margaret Martonosi, Douglas W. Clark
1999SPAAExperience with an Adaptive Globally-Synchronizing Clock Algorithm.Cheng Liao, Margaret Martonosi, Douglas W. Clark
1998ASPLOSPrecise Miss Analysis for Program Transformations with Caches of Arbitrary Associativity.Somnath Ghosh, Margaret Martonosi, Sharad Malik
1998DACUsing Reconfigurable Computing Techniques to Accelerate Problems in the CAD Domain: A Case Study with Boolean Satisfiability.Peixin Zhong, Pranav Ashar, Sharad Malik, Margaret Martonosi
1998FCCMAccelerating Boolean Satisfiability with Configurable Hardware.Peixin Zhong, Margaret Martonosi, Pranav Ashar, Sharad Malik
1998FPLSolving Boolean Satisfiability with Dynamic Hardware Configurations.Peixin Zhong, Margaret Martonosi, Pranav Ashar, Sharad Malik
1998ISCADesign Choices in the SHRIMP System: An Empirical Study.Matthias A. Blumrich, Richard Alpert, Yuqun Chen, Douglas W. Clark, Stefanos N. Damianakis, Cezary Dubnicki, Edward W. Felten, Liviu Iftode, Kai Li, Margaret Martonosi, Robert A. Shillner
1998ICSMultipath Execution: Opportunities and Limits.Pritpal S. Ahuja, Kevin Skadron, Margaret Martonosi, Douglas W. Clark
1998ICSMonitoring Shared Virtual Memory Performance on a Myrinet-based PC Cluster.Cheng Liao, Dongming Jiang, Liviu Iftode, Margaret Martonosi, Douglas W. Clark
1998MICROImproving Prediction for Procedure Returns with Return-address-stack Repair Mechanisms.Kevin Skadron, Pritpal S. Ahuja, Margaret Martonosi, Douglas W. Clark
1997DACStatic Timing Analysis of Embedded Software.Sharad Malik, Margaret Martonosi, Yau-Tsun Steven Li
1997ICSCache Miss Equations: An Analytical Representation of Cache Misses.Somnath Ghosh, Margaret Martonosi, Sharad Malik
1996ISCAInforming Memory Operations: Providing Memory Performance Feedback in Modern Processors.Mark Horowitz, Margaret Martonosi, Todd C. Mowry, Michael D. Smith
1996SIGMETRICSIntegrating Performance Monitoring and Communication in Parallel Computers.Margaret Martonosi, David Ofelt, Mark A. Heinrich
1993SIGMETRICSEffectiveness of Trace Sampling for Performance Debugging Tools.Margaret Martonosi, Anoop Gupta, Thomas E. Anderson
1992SIGMETRICSMemSpy: Analyzing Memory System Bottlenecks in Programs.Margaret Martonosi, Anoop Gupta, Thomas E. Anderson
1989ICPPTradeoffs in Message Passing and Shared Memory Implementations of a Standard Cell Router.Margaret Martonosi, Anoop Gupta