Skip to content

N. Nalla Anandakumar

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

3

Venues

3

Active years

2014–2023

Best venue rank

B

Where they publish

Papers

3 indexed papers, newest first.

YearVenueTitleAuthors
2023ETSPSC-Watermark: Power Side Channel Based IP Watermarking Using Clock Gates.Upoma Das, M. Sazadur Rahman, N. Nalla Anandakumar, Kimia Zamiri Azar, Fahim Rahman, Mark Tehranipoor, Farimah Farahmandi
2017VLSIDCompact Implementations of FPGA-based PUFs with Enhanced Performance.N. Nalla Anandakumar, Mohammad S. Hashmi, Somitra Kumar Sanadhya
2014INDOCRYPTA Very Compact FPGA Implementation of LED and PHOTON.N. Nalla Anandakumar, Thomas Peyrin, Axel Poschmann