Skip to content

Parthasarathy Ranganathan

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

87

Venues

30

Active years

1996–2026

Best venue rank

A*

Where they publish

Papers

87 indexed papers, newest first.

YearVenueTitleAuthors
2026ASPLOSUnicorns, Centaurs, and Cyborgs: Co-design Powering the Intelligence Era.Parthasarathy Ranganathan
2026ISCAPrometheus: Toward Resilient Data Centers through Optimized Cooling Infrastructure.Sourav Patel, Pratyush Kumar, Youzhi Liang, Thomas Kowalski, Nick Care, Wenjie Dong, Greg Imwalle, Rita Lu, Jeremy Rice, Nick Saddock, Rick Vengalath, Urs Hlzle, Benjamin C. Lee, Parthasarathy Ranganathan
2025ASPLOSNecro-reaper: Pruning away Dead Memory Traffic in Warehouse-Scale Computers.Sotiris Apostolakis, Chris Kennelly, Xinliang David Li, Parthasarathy Ranganathan
2025EMNLPReliable and Cost-Effective Exploratory Data Analysis via Graph-Guided RAG.Mossad Helali, Yutai Luo, Tae Jun Ham, Jim Plotts, Ashwin Chaugule, Jichuan Chang, Parthasarathy Ranganathan, Essam Mansour
2025HPCAThe Importance of Generalizability in Machine Learning for Systems.Varun Gohil, Sundar Dev, Gaurang Upasani, David Lo, Parthasarathy Ranganathan, Christina Delimitrou
2025ISCAConcorde: Fast and Accurate CPU Performance Modeling with Compositional Analytical-ML Fusion.Arash Nasr-Esfahany, Mohammad Alizadeh, Victor Lee, Hanna Alam, Brett W. Coon, David E. Culler, Vidushi Dadu, Martin Dixon, Henry M. Levy, Santosh Pandey, Parthasarathy Ranganathan, Amir Yazdanbakhsh
2024ASPLOSLimoncello: Prefetchers for Scale.Akanksha Jain, Hannah Lin, Carlos Villavieja, Baris Kasikci, Chris Kennelly, Milad Hashemi, Parthasarathy Ranganathan
2024ASPLOSCharacterizing a Memory Allocator at Warehouse Scale.Zhuangzhuang Zhou, Vaibhav Gogte, Nilay Vaish, Chris Kennelly, Patrick Xia, Svilen Kanev, Tipp Moseley, Christina Delimitrou, Parthasarathy Ranganathan
2024ICLRLearning Performance-Improving Code Edits.Alexander Shypula, Aman Madaan, Yimeng Zeng, Uri Alon, Jacob R. Gardner, Yiming Yang, Milad Hashemi, Graham Neubig, Parthasarathy Ranganathan, Osbert Bastani, Amir Yazdanbakhsh
2023ASPLOSTowards an Adaptable Systems Architecture for Memory Tiering at Warehouse-Scale.Padmapriya Duraisamy, Wei Xu, Scott Hare, Ravi Rajwar, David E. Culler, Zhiyi Xu, Jianing Fan, Christopher Kennelly, Bill McCloskey, Danijela Mijailovic, Brian Morris, Chiranjit Mukherjee, Jingliang Ren, Greg Thelen, Paul Turner, Carlos Villavieja, Parthasarathy Ranganathan, Amin Vahdat
2023ASPLOSHyperscale Hardware Optimized Neural Architecture Search.Sheng Li, Garrett Andersen, Tao Chen, Liqun Cheng, Julian Grady, Da Huang, Quoc V. Le, Andrew Li, Xin Li, Yang Li, Chen Liang, Yifeng Lu, Yun Ni, Ruoming Pang, Mingxing Tan, Martin Wicke, Gang Wu, Shengqi Zhu, Parthasarathy Ranganathan, Norman P. Jouppi
2023ISCAProfiling Hyperscale Big Data Processing.Abraham Gonzalez, Aasheesh Kolli, Samira Manabi Khan, Sihang Liu, Vidushi Dadu, Sagar Karandikar, Jichuan Chang, Krste Asanovic, Parthasarathy Ranganathan
2023ISCACDPU: Co-designing Compression and Decompression Processing Units for Hyperscale Systems.Sagar Karandikar, Aniruddha N. Udipi, Junsun Choi, Joonho Whangbo, Jerry Zhao, Svilen Kanev, Edwin Lim, Jyrki Alakuijala, Vrishab Madduri, Yakun Sophia Shao, Borivoje Nikolic, Krste Asanovic, Parthasarathy Ranganathan
2022ASPLOSCRISP: critical slice prefetching.Heiner Litz, Grant Ayers, Parthasarathy Ranganathan
2021ASPLOSWarehouse-scale video acceleration: co-design and deployment in the wild.Parthasarathy Ranganathan, Daniel Stodolsky, Jeff Calow, Jeremy Dorfman, Marisabel Guevara, Clinton Wills Smullen IV, Aki Kuusela, Raghu Balasubramanian, Sandeep Bhatia, Prakash Chauhan, Anna Cheung, In Suk Chong, Niranjani Dasharathi, Jia Feng, Brian Fosco, Samuel Foss, Ben Gelb, Sara J. Gwin, Yoshiaki Hase, Da-ke He, C. Richard Ho, Roy W. Huffman Jr., Elisha Indupalli, Indira Jayaram, Poonacha Kongetira, Cho Mon Kyaw, Aaron Laursen, Yuan Li, Fong Lou, Kyle A. Lucke, J. P. Maaninen, Ramon Macias, Maire Mahony, David Alexander Munday, Srikanth Muroor, Narayana Penukonda, Eric Perkins-Argueta, Devin Persaud, Alex Ramrez, Ville-Mikko Rautio, Yolanda Ripley, Amir Salek, Sathish Sekar, Sergey N. Sokolov, Rob Springer, Don Stark, Mercedes Tan, Mark S. Wachsler, Andrew C. Walton, David A. Wickeraad, Alvin Wijaya, Hon Kwan Wu
2021ASPLOSA hierarchical neural model of data prefetching.Zhan Shi, Akanksha Jain, Kevin Swersky, Milad Hashemi, Parthasarathy Ranganathan, Calvin Lin
2021HotOSCores that don't count.Peter H. Hochschild, Paul Turner, Jeffrey C. Mogul, Rama K. Govindaraju, Parthasarathy Ranganathan, David E. Culler, Amin Vahdat
2021MICROA Hardware Accelerator for Protocol Buffers.Sagar Karandikar, Chris Leary, Chris Kennelly, Jerry Zhao, Dinesh Parimi, Borivoje Nikolic, Krste Asanovic, Parthasarathy Ranganathan
2021OSDIBeyond malloc efficiency to fleet efficiency: a hugepage-aware memory allocator.A. H. Hunter, Chris Kennelly, Paul Turner, Darryl Gove, Tipp Moseley, Parthasarathy Ranganathan
2020ASPLOSClassifying Memory Access Patterns for Prefetching.Grant Ayers, Heiner Litz, Christos Kozyrakis, Parthasarathy Ranganathan
2020ASPLOSData Center Power Oversubscription with a Medium Voltage Power Plane and Priority-Aware Capping.Varun Sakalkar, Vasileios Kontorinis, David Landhuis, Shaohong Li, Darren De Ronde, Thomas Blooming, Anand Ramesh, James Kennedy, Christopher Malone, Jimmy Clidaras, Parthasarathy Ranganathan
2020DACAutonomous Warehouse-Scale Computers.Sundar Dev, David Lo, Liqun Cheng, Parthasarathy Ranganathan
2020ICLRLearning Execution through Neural Code fusion.Zhan Shi, Kevin Swersky, Daniel Tarlow, Parthasarathy Ranganathan, Milad Hashemi
2020ICMLAn Imitation Learning Approach for Cache Replacement.Evan Zheran Liu, Milad Hashemi, Kevin Swersky, Parthasarathy Ranganathan, Junwhan Ahn
2020OSDIThunderbolt: Throughput-Optimized, Quality-of-Service-Aware Power Capping at Scale.Shaohong Li, Xi Wang, Xiao Zhang, Vasileios Kontorinis, Sreekumar Kodakara, David Lo, Parthasarathy Ranganathan
2019ASPLOSSoftware-Defined Far Memory in Warehouse-Scale Computers.H. Andrs Lagar-Cavilla, Junwhan Ahn, Suleiman Souhlal, Neha Agarwal, Radoslaw Burny, Shakeel Butt, Jichuan Chang, Ashwin Chaugule, Nan Deng, Junaid Shahid, Greg Thelen, Kamil Adam Yurtsever, Yu Zhao, Parthasarathy Ranganathan
2019HPCAKelp: QoS for Accelerated Machine Learning Systems.Haishan Zhu, David Lo, Liqun Cheng, Rama K. Govindaraju, Parthasarathy Ranganathan, Mattan Erez
2019ISCAAsmDB: understanding and mitigating front-end stalls in warehouse-scale computers.Grant Ayers, Nayana Prasad Nagendra, David I. August, Hyoun Kyu Cho, Svilen Kanev, Christos Kozyrakis, Trivikram Krishnamurthy, Heiner Litz, Tipp Moseley, Parthasarathy Ranganathan
2018ASPLOSGoogle Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks.Amirali Boroumand, Saugata Ghose, Youngsok Kim, Rachata Ausavarungnirun, Eric Shiu, Rahul Thakur, Daehyun Kim, Aki Kuusela, Allan Knies, Parthasarathy Ranganathan, Onur Mutlu
2018ASPLOSvbench: Benchmarking Video Transcoding in the Cloud.Andrea Lottarini, Alex Ramrez, Joel Coburn, Martha A. Kim, Parthasarathy Ranganathan, Daniel Stodolsky, Mark Wachsler
2018HPCAMemory Hierarchy for Web Search.Grant Ayers, Jung Ho Ahn, Christos Kozyrakis, Parthasarathy Ranganathan
2018ICMLLearning Memory Access Patterns.Milad Hashemi, Kevin Swersky, Jamie A. Smith, Grant Ayers, Heiner Litz, Jichuan Chang, Christos Kozyrakis, Parthasarathy Ranganathan
2017HiPCEnd of Moore's Law: Or, a Computer Architect's Mid-life Crisis?Parthasarathy Ranganathan
2015ISCAProfiling a warehouse-scale computer.Svilen Kanev, Juan Pablo Darago, Kim M. Hazelwood, Parthasarathy Ranganathan, Tipp Moseley, Gu-Yeon Wei, David M. Brooks
2015ISCAHeracles: improving resource efficiency at scale.David Lo, Liqun Cheng, Rama K. Govindaraju, Parthasarathy Ranganathan, Christos Kozyrakis
2014ISLPEDThe new (system) balance of power and opportunities for optimizations.Parthasarathy Ranganathan
2013FPGAAn FPGA memcached appliance.Sai Rahul Chalamalasetti, Kevin T. Lim, Mitch Wright, Alvin AuYoung, Parthasarathy Ranganathan, Martin Margala
2013ISCAThin servers with smart pipes: designing SoC accelerators for memcached.Kevin T. Lim, David Meisner, Ali G. Saidi, Parthasarathy Ranganathan, Thomas F. Wenisch
2013ISLPEDHardware acceleration for similarity measurement in natural language processing.Prateek Tandon, Vahed Qazvinian, Jichuan Chang, Parthasarathy Ranganathan, Ronald G. Dreslinski, Thomas F. Wenisch
2013MICROMeet the walkers: accelerating index traversals for in-memory databases.Yusuf Onur Koberber, Boris Grot, Javier Picorel, Babak Falsafi, Kevin T. Lim, Parthasarathy Ranganathan
2013SOSPConsistent, durable, and safe memory management for byte-addressable non volatile main memory.Iulian Moraru, David G. Andersen, Michael Kaminsky, Niraj Tolia, Parthasarathy Ranganathan, Nathan L. Binkert
2012ASPLOSTotally green: evaluating and designing servers for lifecycle environmental impact.Jichuan Chang, Justin Meza, Parthasarathy Ranganathan, Amip Shah, Rocky Shih, Cullen E. Bash
2012HPCASystem-level implications of disaggregated memory.Kevin T. Lim, Yoshio Turner, Jose Renato Santos, Alvin AuYoung, Jichuan Chang, Parthasarathy Ranganathan, Thomas F. Wenisch
2012ISCABOOM: Enabling mobile memory based low-power server DIMMs.Doe Hyun Yoon, Jichuan Chang, Naveen Muralimanohar, Parthasarathy Ranganathan
2012ISPASSEvaluating FPGA-acceleration for real-time unstructured search.Sai Rahul Chalamalasetti, Martin Margala, Wim Vanderbauwhede, Mitch Wright, Parthasarathy Ranganathan
2011FASTConsistent and Durable Data Structures for Non-Volatile Byte-Addressable Memory.Shivaram Venkataraman, Niraj Tolia, Parthasarathy Ranganathan, Roy H. Campbell
2011HPCAFREE-p: Protecting non-volatile memory against both hard and soft errors.Doe Hyun Yoon, Naveen Muralimanohar, Jichuan Chang, Parthasarathy Ranganathan, Norman P. Jouppi, Mattan Erez
2011MICROSystem-level integrated server architectures for scale-out datacenters.Sheng Li, Kevin T. Lim, Paolo Faraboschi, Jichuan Chang, Parthasarathy Ranganathan, Norman P. Jouppi
2011USENIXPegasus: Coordinated Scheduling for Virtualized Accelerator-based Systems.Vishakha Gupta, Karsten Schwan, Niraj Tolia, Vanish Talwar, Parthasarathy Ranganathan
2011SOSPPower-efficient networking for balanced system designs: early experiences with PCIe.John L. Byrne, Jichuan Chang, Kevin T. Lim, Laura L. Ramirez, Parthasarathy Ranganathan
2010CNSMEvaluating impact of manageability features on device performance.Jacob Leverich, Vanish Talwar, Parthasarathy Ranganathan, Christos Kozyrakis
2010NOMSOnline detection of utility cloud anomalies using metric distributions.Chengwei Wang, Vanish Talwar, Karsten Schwan, Parthasarathy Ranganathan
2010SIGCOMMTopology-aware resource allocation for data-intensive workloads.Gunho Lee, Niraj Tolia, Parthasarathy Ranganathan, Randy H. Katz
2009CIDREnergy Efficiency: The New Holy Grail of Data Management Systems Research.Stavros Harizopoulos, Mehul A. Shah, Justin Meza, Parthasarathy Ranganathan
2009DACSustainable data centers: enabled by supply and demand side management.Prith Banerjee, Chandrakant D. Patel, Cullen E. Bash, Parthasarathy Ranganathan
2009EuroSysGViM: GPU-accelerated virtual machines.Vishakha Gupta, Ada Gavrilovska, Karsten Schwan, Harshvardhan Kharche, Niraj Tolia, Vanish Talwar, Parthasarathy Ranganathan
2009HPCAIndustrial perspectives panel.Parthasarathy Ranganathan
2009ISCADisaggregated memory for expansion and sharing in blade servers.Kevin T. Lim, Jichuan Chang, Trevor N. Mudge, Parthasarathy Ranganathan, Steven K. Reinhardt, Thomas F. Wenisch
2009ISLPEDTracking the power in an enterprise decision support system.Justin Meza, Mehul A. Shah, Parthasarathy Ranganathan, Mike Fitzner, Judson Veazey
2009NetworkingA Power Benchmarking Framework for Network Devices.Priya Mahadevan, Puneet Sharma, Sujata Banerjee, Parthasarathy Ranganathan
2009PPoPPIndustrial perspectives panel.Parthasarathy Ranganathan
2008ASPLOSNo "power" struggles: coordinated multi-level power management for the data center.Ramya Raghavendra, Parthasarathy Ranganathan, Vanish Talwar, Zhikui Wang, Xiaoyun Zhu
2008HPCAFabric convergence implications on systems architecture.Kevin Leigh, Parthasarathy Ranganathan, Jaspal Subhlok
2008ISCAUnderstanding and Designing New Server Architectures for Emerging Warehouse-Computing Environments.Kevin T. Lim, Parthasarathy Ranganathan, Jichuan Chang, Chandrakant D. Patel, Trevor N. Mudge, Steven K. Reinhardt
2008ISLPEDPower management from cores to datacenters: where are we going to get the next ten-fold improvements?Parthasarathy Ranganathan
2008MICROImplementing high availability memory with a duplication cache.Nidhi Aggarwal, James E. Smith, Kewal K. Saluja, Norman P. Jouppi, Parthasarathy Ranganathan
2008OSDIA Comparison of High-Level Full-System Power Models.Suzanne Rivoire, Parthasarathy Ranganathan, Christos Kozyrakis
2008OSDIDelivering Energy Proportionality with Non Energy-Proportional Systems - Optimizing the Ensemble.Niraj Tolia, Zhikui Wang, Manish Marwah, Cullen E. Bash, Parthasarathy Ranganathan, Xiaoyun Zhu
2007CLUSTERCost-aware scheduling for heterogeneous enterprise machines (CASH'EM).Jennifer Burge, Parthasarathy Ranganathan, Janet L. Wiener
2007CLUSTERMotivating co-ordination of power management solutions in data centers.Ramya Raghavendra, Parthasarathy Ranganathan, Vanish Talwar, Xiaoyun Zhu, Zhikui Wang
2007ISCAConfigurable isolation: building high availability systems with commodity multi-core processors.Nidhi Aggarwal, Parthasarathy Ranganathan, Norman P. Jouppi, James E. Smith
2007SIGMODJouleSort: a balanced energy-efficiency benchmark.Suzanne Rivoire, Mehul A. Shah, Parthasarathy Ranganathan, Christos Kozyrakis
2006ISCAEnsemble-level Power Management for Dense Blade Servers.Parthasarathy Ranganathan, Phil Leech, David Irwin, Jeffrey S. Chase
2005HPCAEnterprise IT Trends and Implications for Architecture Research.Parthasarathy Ranganathan, Norman P. Jouppi
2005USENIXMaking Scheduling "Cool": Temperature-Aware Workload Placement in Data Centers.Justin D. Moore, Jeffrey S. Chase, Parthasarathy Ranganathan, Ratnesh K. Sharma
2004CHIEnergy-aware user interfaces: an evaluation of user acceptance.Tim Harter, Sander Vroegindeweij, Erik Geelhoed, Meera Manahan, Parthasarathy Ranganathan
2004ISCASingle-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance.Rakesh Kumar, Dean M. Tullsen, Parthasarathy Ranganathan, Norman P. Jouppi, Keith I. Farkas
2003MICROSingle-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction.Rakesh Kumar, Keith I. Farkas, Norman P. Jouppi, Parthasarathy Ranganathan, Dean M. Tullsen
2003MobisysEnergy-Adaptive Display System Designs for Future Mobile Environments.Subu Iyer, Lu Luo, Robert N. Mayo, Parthasarathy Ranganathan
2000ISCAReconfigurable caches and their application to media processing.Parthasarathy Ranganathan, Sarita V. Adve, Norman P. Jouppi
1999ISCAPerformance of Image and Video Processing with General-Purpose Processors and Media ISA Extensions.Parthasarathy Ranganathan, Sarita V. Adve, Norman P. Jouppi
1998ASPLOSPerformance of Database Workloads on Shared-Memory Systems with Out-of-Order Processors.Parthasarathy Ranganathan, Kourosh Gharachorloo, Sarita V. Adve, Luiz Andr Barroso
1997HPCAThe Impact of Instruction-Level Parallelism on Multiprocessor Performance and Simulation Methodology.Vijay S. Pai, Parthasarathy Ranganathan, Sarita V. Adve
1997ISCAThe Interaction of Software Prefetching with ILP Processors in Shared-Memory Systems.Parthasarathy Ranganathan, Vijay S. Pai, Hazim Abdel-Shafi, Sarita V. Adve
1997SPAAUsing Speculative Retirement and Larger Instruction Windows to Narrow the Performance Gap Between Memory Consistency Models.Parthasarathy Ranganathan, Vijay S. Pai, Sarita V. Adve
1997WCAERSIM: a simulator for shared-memory multiprocessor and uniprocessor systems that exploit ILP.Vijay S. Pai, Parthasarathy Ranganathan, Sarita V. Adve
1996ASPLOSAn Evaluation of Memory Consistency Models for Shared-Memory Systems with ILP Processors.Vijay S. Pai, Parthasarathy Ranganathan, Sarita V. Adve, Tracy Harton