Skip to content

Prashant Narang

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

1

Venues

1

Active years

2009–2009

Best venue rank

A

Where they publish

Papers

1 indexed papers, newest first.

YearVenueTitleAuthors
2009ITCCapture power reduction using clock gating aware test generation.Krishna Chakravadhanula, Vivek Chickermane, Brion L. Keller, Patrick R. Gallagher Jr., Prashant Narang