Capture power reduction using clock gating aware test generation.

Krishna Chakravadhanula, Vivek Chickermane, Brion L. Keller, Patrick R. Gallagher Jr., Prashant Narang

Browse the full ITC paper archive.