Skip to content

Rajendran Panda

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

34

Venues

7

Active years

1997–2007

Best venue rank

A*

Where they publish

Papers

34 indexed papers, newest first.

YearVenueTitleAuthors
2007DACOn-Chip Decoupling Capacitance and P/G Wire Co-optimization for Dynamic Noise.Min Zhao, Rajendran Panda, Ben Reschke, Yuhong Fu, Trudi Mewett, Sri Chandrasekaran, Savithri Sundareswaran, Shu Yan
2007ICCADA novel technique for incremental analysis of on-chip power distribution networks.Yuhong Fu, Rajendran Panda, Ben Reschke, Savithri Sundareswaran, Min Zhao
2007ICCADAnalysis of large clock meshes via harmonic-weighted model order reduction and port sliding.Xiaoji Ye, Peng Li, Min Zhao, Rajendran Panda, Jiang Hu
2006DACStochastic variational analysis of large power grids considering intra-die correlations.Praveen Ghanta, Sarma B. K. Vrudhula, Sarvesh Bhardwaj, Rajendran Panda
2006DACA fast on-chip decoupling capacitance budgeting algorithm using macromodeling and linear programming.Min Zhao, Rajendran Panda, Savithri Sundareswaran, Shu Yan, Yuhong Fu
2005DATEStochastic Power Grid Analysis Considering Process Variations.Praveen Ghanta, Sarma B. K. Vrudhula, Rajendran Panda, Janet Meiling Wang
2005ICCADPessimism reduction in crosstalk noise aware STA.Murat R. Becer, Vladimir Zolotov, Rajendran Panda, Amir Grinshpon, Ilan Algor, Rafi Levy, Chanhee Oh
2004DACA stochastic approach To power grid analysis.Sanjay Pant, David T. Blaauw, Vladimir Zolotov, Savithri Sundareswaran, Rajendran Panda
2004DACOptimal placement of power supply pads and pins.Min Zhao, Yuhong Fu, Vladimir Zolotov, Savithri Sundareswaran, Rajendran Panda
2004DATEFalse-Noise Analysis for Domino Circuits.Alexey Glebov, Sergey Gavrilov, Vladimir Zolotov, Chanhee Oh, Rajendran Panda, Murat R. Becer
2004ICCADDelay noise pessimism reduction by logic correlations.Alexey Glebov, Sergey Gavrilov, R. Soloviev, Vladimir Zolotov, Murat R. Becer, Chanhee Oh, Rajendran Panda
2003ASPDACStatistical delay computation considering spatial correlations.Aseem Agarwal, David T. Blaauw, Vladimir Zolotov, Savithri Sundareswaran, Min Zhao, Kaushik Gala, Rajendran Panda
2003DACPost-route gate sizing for crosstalk noise reduction.Murat R. Becer, David T. Blaauw, Ilan Algor, Rajendran Panda, Chanhee Oh, Vladimir Zolotov, Ibrahim N. Hajj
2003ICCADSOI Transistor Model for Fast Transient Simulation.D. Nadezhin, Sergey Gavrilov, Alexey Glebov, Y. Egorov, Vladimir Zolotov, David T. Blaauw, Rajendran Panda, Murat R. Becer, Alexandre Ardelea, A. Patel
2003ICCADVectorless Analysis of Supply Noise Induced Delay Variation.Sanjay Pant, David T. Blaauw, Vladimir Zolotov, Savithri Sundareswaran, Rajendran Panda
2003ISCASTable look-up based compact modeling for on-chip interconnect timing and noise analysis.Haitian Hu, David T. Blaauw, Vladimir Zolotov, Kaushik Gala, Min Zhao, Rajendran Panda, Sachin S. Sapatnekar
2002DATEAnalysis of Noise Avoidance Techniques in DSM Interconnects Using a Complete Crosstalk Noise Model .Murat R. Becer, Vladimir Zolotov, David T. Blaauw, Rajendran Panda, Ibrahim N. Hajj
2002ICCADA precorrected-FFT method for simulating on-chip inductance.Haitian Hu, David T. Blaauw, Vladimir Zolotov, Kaushik Gala, Min Zhao, Rajendran Panda, Sachin S. Sapatnekar
2002ICCADNoise propagation and failure criteria for VLSI designs.Vladimir Zolotov, David T. Blaauw, Supamas Sirichotiyakul, Murat R. Becer, Chanhee Oh, Rajendran Panda, Amir Grinshpon, Rafi Levy
2001ISLPEDOn the interaction of power distribution network with substrate.Rajendran Panda, Savithri Sundareswaran, David T. Blaauw
2000DACRemoving user specified false paths from timing graphs.David T. Blaauw, Rajendran Panda, Abhijit Das
2000DACCurrent signature compression for IR-drop analysis.Rajat Chaudhry, David T. Blaauw, Rajendran Panda, Tim Edwards
2000DACOn-chip inductance modeling and analysis.Kaushik Gala, Vladimir Zolotov, Rajendran Panda, Brian Young, Junfeng Wang, David T. Blaauw
2000DACHierarchical analysis of power distribution networks.Min Zhao, Rajendran Panda, Sachin S. Sapatnekar, Tim Edwards, Rajat Chaudhry, David T. Blaauw
2000ICCADSlope Propagation in Static Timing Analysis.David T. Blaauw, Vladimir Zolotov, Savithri Sundareswaran, Chanhee Oh, Rajendran Panda
2000ISLPEDModel and analysis for combined package and on-chip power grid simulation.Rajendran Panda, David T. Blaauw, Rajat Chaudhry, Vladimir Zolotov, Brian Young, Ravi Ramaraju
2000VLSIDDesign and Analysis of Power Distribution Networks with Accurate RLC Models.Rajat Chaudhry, Rajendran Panda, Tim Edwards, David T. Blaauw
1999DACStand-by Power Minimization Through Simultaneous Threshold Voltage Selection and Circuit Sizing.Supamas Sirichotiyakul, Tim Edwards, Chanhee Oh, Jingyan Zuo, Abhijit Dharchoudhury, Rajendran Panda, David T. Blaauw
1998DACDesign and Analysis of Power Distribution Networks in PowerPC Microprocessors.Abhijit Dharchoudhury, Rajendran Panda, David T. Blaauw, Ravi Vaidyanathan, Bogdan Tutuianu, David Bearden
1998DACMigration: A New Technique to Improve Synthesized Designs Through Incremental Customization.Rajendran Panda, Abhijit Dharchoudhury, Tim Edwards, Joe Norton, David T. Blaauw
1998DATECMOS Combinational Circuit Sizing by Stage-wise Tapering.Satyamurthy Pullela, Rajendran Panda, Abhijit Dharchoudhury, Gopal Vija
1998ISLPEDEmerging power management tools for processor design.David T. Blaauw, Abhijit Dharchoudhury, Rajendran Panda, Supamas Sirichotiyakul, Chanhee Oh, Tim Edwards
1997DACTechnology-Dependent Transformations for Low-Power Synthesis.Rajendran Panda, Farid N. Najm
1997ICCADLibrary-less synthesis for static CMOS combinational logic circuits.Sergey Gavrilov, Alexey Glebov, Satyamurthy Pullela, S. C. Moore, Abhijit Dharchoudhury, Rajendran Panda, Gopalakrishnan Vijayan, David T. Blaauw