CMOS Combinational Circuit Sizing by Stage-wise Tapering.

Satyamurthy Pullela, Rajendran Panda, Abhijit Dharchoudhury, Gopal Vija

Browse the full DATE paper archive.