Skip to content

Samar Abdi

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

19

Venues

7

Active years

2002–2014

Best venue rank

A*

Where they publish

Papers

19 indexed papers, newest first.

YearVenueTitleAuthors
2014RSPDRAC: a dynamically reconfigurable active L1 cache model for hybrid prototyping of multicore embedded systems.Ali Barzegar, Ehsan Saboori, Samar Abdi
2013DATEHybrid prototyping of multicore embedded systems.Ehsan Saboori, Samar Abdi
2013DSDpCache: An Observable L1 Data Cache Model for FPGA Prototyping of Embedded Systems.Parthasarathy Ravishankar, Samar Abdi
2012ICCDSystem level modeling of real-time embedded software.Richard Lee, Samar Abdi, Doug Regehr, Frederic Risacher
2010ASPDACTLM automation for multi-core design.Samar Abdi
2010DATEAccurate timed RTOS model for transaction level modeling.Yonghyun Hwang, Gunar Schirner, Samar Abdi, Daniel D. Gajski
2010RSPEmbedded system environment: A framework for TLM-based design and prototyping.Samar Abdi, Yonghyun Hwang, Lochi Yu, Hansu Cho, Ines Viskic, Daniel D. Gajski
2009ASPDACHardware-dependent software synthesis for many-core embedded systems.Samar Abdi, Gunar Schirner, Ines Viskic, Hansu Cho, Yonghyun Hwang, Lochi Yu, Daniel Gajski
2008DATECycle-approximate Retargetable Performance Estimation at the Transaction Level.Yonghyun Hwang, Samar Abdi, Daniel Gajski
2007ICCDAutomatic SystemC TLM generation for custom communication platforms.Lochi Yu, Samar Abdi
2006ASPDACDesign and implementation of transducer for ARM-TMS communication.Hansu Cho, Samar Abdi, Daniel Gajski
2005ASPDACA formalism for functionality preserving system level transformations.Samar Abdi, Daniel Gajski
2005ASPDACA clustering technique to optimize hardware/software synchronization.Junyu Peng, Samar Abdi, Daniel Gajski
2005DATEFunctional Validation of System Level Static Scheduling.Samar Abdi, Daniel D. Gajski
2004ASPDACOn deriving equivalent architecture model from system specification.Samar Abdi, Daniel Gajski
2004ASPDACAutomatic generation of bus functional models from transaction level models.Dongwan Shin, Samar Abdi, Daniel Gajski
2004DACAutomatic generation of equivalent architecture model from functional specification.Samar Abdi, Daniel Gajski
2003DACAutomatic communication refinement for system level design.Samar Abdi, Dongwan Shin, Daniel Gajski
2002VLSIDAutomatic Model Refinement for Fast Architecture Exploration.Junyu Peng, Samar Abdi, Daniel Gajski