Skip to content

Stefania Perri

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

15

Venues

8

Active years

2003–2026

Best venue rank

C

Where they publish

Papers

15 indexed papers, newest first.

YearVenueTitleAuthors
2026DATEMulti-Partner Project: Outcomes of the ICSC Flagship 2 Project on Architectures and Design Methodologies to Accelerate AI Workloads.Cristina Silvano, Fabrizio Ferrandi, Serena Curzel, Daniele Ielmini, Cristian Zambelli, Sebastiano Fabio Schifano, Francesco Conti, Angelo Garofalo, Luca Benini, Maurizio Palesi, Giuseppe Ascia, Enrico Russo, Fanny Spagnolo, Pasquale Corsonello, Stefania Perri, Fabio Frustaci
2025DATEMulti-Partner Project: Architectures and Design Methodologies to Accelerate AI Workloads. The ICSC Flagship 2 Project.Cristina Silvano, Fabrizio Ferrandi, Serena Curzel, Daniele Ielmini, Stefania Perri, Fanny Spagnolo, Pasquale Corsonello, Sebastiano Fabio Schifano, Cristian Zambelli, Angelo Garofalo, Francesco Conti, Luca Benini
2024FPLKIT: Kernel Isotropic Transformation of Bilateral Filters for Image Denoising on FPGA.Fanny Spagnolo, Pasquale Corsonello, Fabio Frustaci, Stefania Perri
2022DASCDesign-Space Exploration of Quantized Transposed Convolutional Neural Networks for FPGA-based Systems-on-Chip.Cristian Sestito, Stefania Perri, Robert J. Stewart
2022IJCNNAccuracy Evaluation of Transposed Convolution-Based Quantized Neural Networks.Cristian Sestito, Stefania Perri, Robert J. Stewart
2018ISCASDesign of Real-Time FPGA-based Embedded System for Stereo Vision.Stefania Perri, Fabio Frustaci, Fanny Spagnolo, Pasquale Corsonello
2015ICCDExploring well configurations for voltage level converter design in 28 nm UTBB FDSOI technology.Pasquale Corsonello, Stefania Perri, Fabio Frustaci
2010ISCASA new low-power high-speed single-clock-cycle binary comparator.Fabio Frustaci, Stefania Perri, Marco Lanuzza, Pasquale Corsonello
2009VLSIDDesign-Space Exploration of Energy-Delay-Area Efficient Coarse-Grain Reconfigurable Datapath.Sohan Purohit, Marco Lanuzza, Stefania Perri, Pasquale Corsonello, Martin Margala
2007DSDDesign and Implementation of a 90nm Low bit-rate Image Compression Core.Pasquale Corsonello, Stefania Perri, Giovanni Staino, Marco Lanuzza, Giuseppe Cocorullo
2007DSDAn efficient and optimized FPGA Feedback M-PSK Symbol Timing Recovery Architecture based on the Gardner Timing Error Detector.Emanuele Sciagura, Paolo Zicari, Stefania Perri, Pasquale Corsonello
2006ISCASAn integrated countermeasure against differential power analysis for secure smart-cards.Pasquale Corsonello, Stefania Perri, Martin Margala
2006ISCASLeakage energy reduction techniques in deep submicron cache memories: a comparative study.Fabio Frustaci, Pasquale Corsonello, Stefania Perri, Giuseppe Cocorullo
2005FPLLow-Cost Fully Reconfigurable Data-Path for FPGA-Based Multimedia Processor.Marco Lanuzza, Stefania Perri, Martin Margala, Pasquale Corsonello
2003FPLVariable Precision Multipliers for FPGA-Based Reconfigurable Computing Systems.Pasquale Corsonello, Stefania Perri, Maria Antonia Iachino, Giuseppe Cocorullo