Skip to content

Vassilis Paliouras

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

46

Venues

11

Active years

1992–2025

Best venue rank

C

Where they publish

Papers

46 indexed papers, newest first.

YearVenueTitleAuthors
2025ISCASA Mixed-Precision RNS DNN Accelerator.Vasilis Sakellariou, Vassilis Paliouras, Ioannis Kouretas, Hani Saleh, Thanos Stouraitis
2025PIMRCOptimizing Indoor RIS-Aided Physical Layer Security: A Codebook-Generation Methodology and Measurement-Based Analysis.Dimitris Kompostiotis, Dimitris Vordonis, Vassilis Paliouras, George C. Alexandropoulos
2025PIMRCTheoretical and Experimental Evaluation of AoA Estimation in Single-Anchor 5G Uplink Positioning.Thodoris Spanos, Fran Fabra, Jos A. Lpez-Salcedo, Gonzalo Seco-Granados, Nikos Kanistras, Ivan Lapin, Vassilis Paliouras
2025WCNCEvaluating Beam Sweeping for AoA Estimation with an RIS Prototype: Indoor/Outdoor Field Trials.Dimitris Vordonis, Dimitris Kompostiotis, Vassilis Paliouras, George C. Alexandropoulos, Florin Grec
2024DATESECURED for Health: Scaling Up Privacy to Enable the Integration of the European Health Data Space.Francesco Regazzoni, Gergely cs, Albert Zoltan Aszalos, Christos Avgerinos, Nikolaos Bakalos, Josep Lluis Berral, Joppe W. Bos, Marco Brohet, Andrs G. Castillo Sanz, Gareth T. Davies, Stefanos Florescu, Pierre-Elise Flory, Alberto Gutierrez-Torre, Evangelos Haleplidis, Alice Hliou, Sotirios Ioannidis, Alexander Islam El-Kady, Katarzyna Kapusta, Konstantina Karagianni, Pieter Kruizinga, Kyrian Maat, Zoltn dm Mann, Kalliopi Mastoraki, SeoJeong Moon, Maja Nisevic, Balzs Pej, Kostas Papagiannopoulos, Vassilis Paliouras, Paolo Palmieri, Francesca Palumbo, Juan Carlos Prez Baun, Pter Pollner, Eduard Porta-Pardo, Luca Pulina, Muhammad Ali Siddiqi, Daniela Spajic, Christos Strydis, Georgios Tasopoulos, Vincent Thouvenot, Christos Tselios, Apostolos P. Fournaris
2023ARITHImproving Residue-Level Sparsity in RNS-based Neural Network Hardware Accelerators via Regularization.Emmanouil Kavvousanos, Vasilis Sakellariou, Ioannis Kouretas, Vassilis Paliouras, Thanos Stouraitis
2023ARITHA multiplier-Free RNS-Based CNN accelerator exploiting bit-Level sparsity.Vasilis Sakellariou, Vassilis Paliouras, Ioannis Kouretas, Hani Saleh, Thanos Stouraitis
2023ICASSPReceived Power Maximization with Practical Phase-Dependent Amplitude Response in RIS-Aided OFDM Wireless Communications.Dimitris Kompostiotis, Dimitris Vordonis, Vassilis Paliouras
2023ICCADInvited Paper: Dilithium Hardware-Accelerated Application Using OpenCL-Based High-Level Synthesis.Alexander El-Kady, Apostolos P. Fournaris, Vassilis Paliouras
2022ISCASSensitivity to Threshold Voltage Variations of Exact and Incomplete Prefix Addition Trees.Kleanthis Papachatzopoulos, Vassilis Paliouras
2022ISCASA High-performance RNS LSTM block.Vasilis Sakellariou, Vassilis Paliouras, Ioannis Kouretas, Hani Saleh, Thanos Stouraitis
2021ARITHSum Propagate Adders.Giorgos Dimitrakopoulos, Kleanthis Papachatzopoulos, Vassilis Paliouras
2021FPLOptimizing Deep Learning Decoders for FPGA Implementation.Emmanouil Kavvousanos, Vassilis Paliouras
2021ISCASA Novel Stochastic Polar Architecture for All-Digital Transmission.Chris Andriakopoulos, Kleanthis Papachatzopoulos, Vassilis Paliouras
2021ISCASSimplified Hardware Implementation of Memoryless Dot Product for Neural Network Inference.Ioannis Kouretas, Vassilis Paliouras
2021ISCASAn FPGA Accelerator for Spiking Neural Network Simulation and Training.Vasilis Sakellariou, Vassilis Paliouras
2020ARITHMaximum Delay Models for Parallel-Prefix Adders in the Presence of Threshold Voltage Variations.Kleanthis Papachatzopoulos, Vassilis Paliouras
2020GLOBECOMAn Iterative Approach to Syndrome-based Deep Learning Decoding.Emmanouil Kavvousanos, Vassilis Paliouras
2020ISCASNovel Noise-Shaping Stochastic-Computing Converters for Digital Filtering.Kleanthis Papachatzopoulos, Chris Andriakopoulos, Vassilis Paliouras
2019ARITHUnder- and Overflow Detection in the Residue Logarithmic Number System.Mark G. Arnold, Ioannis Kouretas, Vassilis Paliouras, John R. Cowles
2017EDUCONWork in progress: An introduction to computing course using a Python-based experiential approach.Nikolaos M. Avouris, Kyriakos N. Sgarbas, Vassilis Paliouras, Michalis Koukias
2017ISCASLogarithmic number system addition-subtraction using fractional normalization.Giorgos Tsiaras, Vassilis Paliouras
2016ISCASDynamic delay variation behaviour of RNS multiply-add architectures.Kleanthis Papachatzopoulos, Ioannis Kouretas, Vassilis Paliouras
2013ISCASDelay-variation-tolerant FIR filter architectures based on the Residue Number System.Ioannis Kouretas, Vassilis Paliouras
2012ISCASResidue arithmetic for designing multiply-add units in the presence of non-gaussian variation.Ioannis Kouretas, Vassilis Paliouras
2011ARITHTowards a Quaternion Complex Logarithmic Number System.Mark G. Arnold, John R. Cowles, Vassilis Paliouras, Ioannis Kouretas
2011ICASSPA flexible high-throughput hardware architecture for a gaussian noise generator.Ioannis Paraskevakos, Vassilis Paliouras
2010ISCASResidue arithmetic bases for reducing delay variation.Ioannis Kouretas, Vassilis Paliouras
2009DSDVariation-tolerant Design Using Residue Number System.Ioannis Kouretas, Vassilis Paliouras
2008ISCASLow-power logarithmic number system addition/subtraction and their impact on digital filters.Ioannis Kouretas, Charalambos Basetas, Vassilis Paliouras
2006ISCASA novel technique for low-power D/A conversion based on PAPR reduction.Theodoros Giannopoulos, Vassilis Paliouras
2005ISCASUsing CLNS for FFTs in OFDM demodulation of UWB receivers.Panagiotis D. Vouzis, Mark G. Arnold, Vassilis Paliouras
2004GLOBECOMAn efficient computational method and a VLSI architecture for digital filtering of CP-OFDM signals.Eleni Fotopoulou, Vassilis Paliouras
2004ISCASAn efficient architecture for peak-to-average power ratio reduction in OFDM systems in the presence of pulse-shaping filtering.Theodoros Giannopoulos, Vassilis Paliouras
2004ISCASAn efficient memory compression scheme for 8 k FFT in a DVB-T receiver and the corresponding error model.Stamatis Krommydas, Vassilis Paliouras
2003ISCASA computational technique and a VLSI architecture for digital pulse shaping in OFDM modems.Eleni Fotopoulou, Vassilis Paliouras, Thanos Stouraitis
2003ISCASHigh-radix redundant circuits for RNS modulo rIoannis Kouretas, Vassilis Paliouras
2001ARITHLow-Power Properties of the Logarithmic Number System.Vassilis Paliouras, Thanos Stouraitis
2001ISCASSignal activity and power consumption reduction using the logarithmic number system.Vassilis Paliouras, Thanos Stouraitis
1999ISCASNovel high-radix residue number system multipliers and adders.Vassilis Paliouras, Thanos Stouraitis
1997ICASSPAn operation-saving VLSI geometry engine core.Konstantina Karagianni, George Diamantakos, Vassilis Paliouras, Thanos Stouraitis
1995ISCASA Novel Algorithm for Multi-Operand Logarithmic Number System Addition and Subtraction Using Polynominal Approximation.I. Orginos, Vassilis Paliouras, Thanos Stouraitis
1994ISCASSystematic Design of Multi-Modulus/Multi-Function Residue Number System Processors.Vassilis Paliouras, Thanos Stouraitis
1993ICASSPSystematic design of full adder-based architectures for convolution.Dimitrios Soudris, Vassilis Paliouras, Thanos Stouraitis, Alexander Skavantzos, Constantinos E. Goutis
1993ISCASMethodology for the Design of Signed-digit DSP Processors.Vassilis Paliouras, Dimitrios Soudris, Thanos Stouraitis
1992ICASSPSystematic development of architectures for multidimensional DSP using the residue number system.Dimitrios Soudris, Vassilis Paliouras, Thanos Stouraitis