Skip to content

Yutaka Masuda

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

14

Venues

8

Active years

2015–2023

Best venue rank

A*

Where they publish

Papers

14 indexed papers, newest first.

YearVenueTitleAuthors
2023DATEAn Efficient Fault Injection Algorithm for Identifying Unimportant FFs in Approximate Computing Circuits.Jiaxuan Lu, Yutaka Masuda, Tohru Ishihara
2023IOLTSFeedback-Tuned Fuzzing for Accelerating Quality Verification of Approximate Computing Design.Yusei Honda, Yutaka Masuda, Tohru Ishihara
2022ASPDACAn Accuracy Reconfigurable Vector Accelerator Based on Approximate Logarithmic Multipliers.Lingxiao Hou, Yutaka Masuda, Tohru Ishihara
2022DACPower-aware pruning for ultrafast, energy-efficient, and accurate optical neural network design.Naoki Hattori, Yutaka Masuda, Tohru Ishihara, Akihiko Shinya, Masaya Notomi
2022RTCSADVFS Virtualization for Energy Minimization of Mixed-Criticality Dual-OS Platforms.Takumi Komori, Yutaka Masuda, Tohru Ishihara
2021DATECritical Path Isolation and Bit-Width Scaling Are Highly Compatible for Voltage Over-Scalable Design.Yutaka Masuda, Jun Nagayama, TaiYu Cheng, Tohru Ishihara, Yoichi Momiyama, Masanori Hashimoto
2021IOLTSDynamic Verification of Approximate Computing Circuits using Coverage-based Grey-box Fuzzing.Kazuki Yoshisue, Yutaka Masuda, Tohru Ishihara
2019SCAn Optical Neural Network Architecture based on Highly Parallelized WDM-Multiplier-Accumulator.Tohru Ishihara, Jun Shiomi, Naoki Hattori, Yutaka Masuda, Akihiko Shinya, Masaya Notomi
2018ASPDACMTTF-aware design methodology of error prediction based adaptively voltage-scaled circuits.Yutaka Masuda, Masanori Hashimoto
2018ICCADComparing voltage adaptation performance between replica and in-situ timing monitors.Yutaka Masuda, Jun Nagayama, Hirotaka Takeno, Yoshimasa Ogawa, Yoichi Momiyama, Masanori Hashimoto
2016ICCADCritical path isolation for time-to-failure extension and lower voltage operation.Yutaka Masuda, Masanori Hashimoto, Takao Onoye
2016IOLTSHardware-simulation correlation of timing error detection performance of software-based error detection mechanisms.Yutaka Masuda, Masanori Hashimoto, Takao Onoye
2015ICCADPerformance Evaluation of Software-based Error Detection Mechanisms for Localizing Electrical Timing Failures under Dynamic Supply Noise.Yutaka Masuda, Masanori Hashimoto, Takao Onoye
2015ITCStochastic timing error rate estimation under process and temporal variations.Shoichi Iizuka, Yutaka Masuda, Masanori Hashimoto, Takao Onoye