Skip to content

Formal Methods in Computer-Aided Design

FMCAD

B

CORE rank

CORE rank (raw)

B

Fields of research

Software Engineering

Papers indexed

840

1996–2025

Papers per year

199645 peak2025

FMCAD papers

840 records sourced from DBLP. Search titles, filter by year, sort by recency.

YearTitleAuthors
2018Functional Synthesis via Input-Output Separation.Supratik Chakraborty, Dror Fried, Lucas M. Tabajara, Moshe Y. Vardi
2018Analysis of Relay Interlocking Systems via SMT-based Model Checking of Switched Multi-Domain Kirchhoff Networks.Roberto Cavada, Alessandro Cimatti, Sergio Mover, Mirko Sessa, Giuseppe Cadavero, Giuseppe Scaglione
2018Using Loop Bound Analysis For Invariant Generation.Pavel Cadek, Clemens Danninger, Moritz Sinn, Florian Zuleger
2018Analyzing the Fundamental Liveness Property of the Chord Protocol.Julien Brunel, David Chemouil, Jeanne Tawa
2018Expansion-Based QBF Solving Without Recursion.Roderick Bloem, Nicolas Braud-Santoni, Vedad Hadzic, Uwe Egly, Florian Lonsing, Martina Seidl
2018A Verified Certificate Checker for Finite-Precision Error Bounds in Coq and HOL4.Heiko Becker, Nikita Zyuzin, Raphal Monat, Eva Darulova, Magnus O. Myreen, Anthony C. J. Fox
2018Semantic-based Automated Reasoning for AWS Access Policies using SMT.John Backes, Pauline Bolignano, Byron Cook, Catherine Dodge, Andrew Gacek, Kasper Se Luckow, Neha Rungta, Oksana Tkachuk, Carsten Varming
2018Bit-Vector Interpolation and Quantifier Elimination by Lazy Reduction.Peter Backeman, Philipp Rmmer, Aleksandar Zeljic
2018Automatic Synchronization for GPU Kernels.Sourav Anand, Nadia Polikarpova
2018Automata Learning for Symbolic Execution.Bernhard K. Aichernig, Roderick Bloem, Masoud Ebrahimi, Martin Tappler, Johannes Winter
2018Trau: SMT solver for string constraints.Parosh Aziz Abdulla, Mohamed Faouzi Atig, Yu-Fang Chen, Bui Phi Diep, Luks Holk, Ahmed Rezine, Philipp Rmmer
2017Solving linear arithmetic with SAT-based model checking.Yakir Vizel, Alexander Nadel, Sharad Malik
2017Estimating worst-case latency of on-chip interconnects with formal simulation.Freek Verbeek, Nik van Vugt
2017Theta: A framework for abstraction refinement-based model checking.Tams Tth, kos Hajdu, Andrs Vrs, Zoltn Micskei, Istvn Majzik
2017Factored boolean functional synthesis.Lucas M. Tabajara, Moshe Y. Vardi
2017Formal methods in industrial dependable systems design - The TTTech example.Wilfried Steiner
2017Parameterized verification of algorithms for oblivious robots on a ring.Arnaud Sangnier, Nathalie Sznajder, Maria Potop-Butucaru, Sbastien Tixeuil
2017Column-wise verification of multipliers using computer algebra.Daniela Ritirc, Armin Biere, Manuel Kauers
2017Lasso detection using partial-state caching.Rashmi Mudduluru, Pantazis Deligiannis, Ankush Desai, Akash Lal, Shaz Qadeer
2017How formal analysis and verification add security to blockchain-based systems.Shin'ichiro Matsuo
2017Designing parallel PDR.Matteo Marescotti, Arie Gurfinkel, Antti Eero Johannes Hyvrinen, Natasha Sharygina
2017goSAT: Floating-point satisfiability as global optimization.M. Ammar Ben Khadra, Dominik Stoffel, Wolfgang Kunz
2017On sound relative error bounds for floating-point arithmetic.Anastasiia Izycheva, Eva Darulova
2017Property directed reachability with word-level abstraction.Yen-Sheng Ho, Alan Mishchenko, Robert K. Brayton
2017The FMCAD 2017 graduate student forum.Keijo Heljanko
276300 of 840← PreviousNext →

Comparable venues

Other A*/A conferences filed under the same field of research.