FPGA Fabric Conscious Design and Implementation of Speed-Area Efficient Signed Digit Add-Subtract Logic through Primitive Instantiation.

Ayan Palchaudhuri, Anindya Sundar Dhar

Browse the full ACSSC paper archive.