FPGA acceleration of bit-true simulations for word-length optimization.

Javier Hormigo, Gabriel Caffarena

Browse the full ARITH paper archive.