An efficient combinationality check technique for the synthesis of cyclic combinational circuits.

Vineet Agarwal, Navneeth Kankani, Ravishankar Rao, Sarvesh Bhardwaj, Janet Meiling Wang

Browse the full ASPDAC paper archive.