Buffered clock tree sizing for skew minimization under power and thermal budgets.

Krit Athikulwongse, Xin Zhao, Sung Kyu Lim

Browse the full ASPDAC paper archive.