FSM Modeling of Synchronous VHDL Design for Symbolic Model Checking.

Jinsong Bei, Hongxing Li, Jinian Bian, Hongxi Xue, Xianlong Hong

Browse the full ASPDAC paper archive.