Skip to content

Statistical leakage minimization through joint selection of gate sizes, gate lengths and threshold voltage.

Sarvesh Bhardwaj, Yu Cao, Sarma B. K. Vrudhula

VenueBASPDAC
Year2006
ProceedingsASP-DAC

Browse the full ASPDAC paper archive.