Timing-Aware Optimization of Die-Level Routing and TDM Assignment for Multi-FPGA Systems.

Yijun Chen, Haoyuan Li, Chunyan Pei, Jianwang Zhai, Kang Zhao, Wenjian Yu

Browse the full ASPDAC paper archive.