Skip to content

Timing Optimization of Logic Network Using Gate Duplication.

Chun-hong Chen, Chi-Ying Tsui

VenueBASPDAC
Year1999
ProceedingsASP-DAC

Browse the full ASPDAC paper archive.