Partial order method for timed simulation of system-level MPSoC designs.

Eric Cheung, Harry Hsieh, Felice Balarin

Browse the full ASPDAC paper archive.