Timing-driven hierarchical global routing with wire-sizing and buffer-insertion for VLSI with multi-routing-layer.

Takahiro Deguchi, Tetsushi Koide, Shin'ichi Wakabayashi

Browse the full ASPDAC paper archive.