On error modeling of electrical bugs for post-silicon timing validation.

Ming Gao, Peter Lisherness, Kwang-Ting Cheng, Jing-Jia Liou

Browse the full ASPDAC paper archive.