Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
ASPDAC
/
Paper
Post-layout transistor sizing for power reduction in cell-based design.
Masanori Hashimoto
,
Hidetoshi Onodera
Venue
B
ASPDAC
Year
2001
Proceedings
ASP-DAC
DBLP record
conf/aspdac/HashimotoO01 ↗
Browse the full
ASPDAC paper archive
.