Fault simulation and test generation for clock delay faults.

Yoshinobu Higami, Hiroshi Takahashi, Shin-ya Kobayashi, Kewal K. Saluja

Browse the full ASPDAC paper archive.