An efficient IP-level power model for complex digital circuits.

Chih-Yang Hsu, Chien-Nan Jimmy Liu, Jing-Yang Jou

Browse the full ASPDAC paper archive.