High speed layout synthesis for minimum-width CMOS logic cells via Boolean satisfiability.

Tetsuya Iizuka, Makoto Ikeda, Kunihiro Asada

Browse the full ASPDAC paper archive.