Skip to content

A 950μW 5.5-GHz low voltage PLL with digitally-calibrated ILFD and linearized varactor.

Sho Ikeda, Tatsuya Kamimura, Sang-yeop Lee, Hiroyuki Ito, Noboru Ishihara, Kazuya Masu

VenueBASPDAC
Year2014
ProceedingsASP-DAC

Browse the full ASPDAC paper archive.