Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
ASPDAC
/
Paper
A system level memory power optimization technique using multiple supply and threshold voltages.
Tohru Ishihara
,
Kunihiro Asada
Venue
B
ASPDAC
Year
2001
Proceedings
ASP-DAC
DBLP record
conf/aspdac/IshiharaA01 ↗
Browse the full
ASPDAC paper archive
.