A retargetable and accurate methodology for logic-IP-internal electromigration assessment.

Palkesh Jain, Sachin S. Sapatnekar, Jordi Cortadella

Browse the full ASPDAC paper archive.