A CMOS delayed locked loop (DLL) for reducing clock skew to under 500 ps.

Yong-Bin Kim, Tom Chen

Browse the full ASPDAC paper archive.