A timing-driven synthesis of arithmetic circuits using carry-save-adders (short paper).

Taewhan Kim, Junhyung Um

Browse the full ASPDAC paper archive.