Reviving erroneous stability-based clock-gating using partial Max-SAT.

Bao Le, Dipanjan Sengupta, Andreas G. Veneris

Browse the full ASPDAC paper archive.