A hierarchical analysis methodology for chip-level power delivery with realizable model reduction.

Yu-Min Lee, Charlie Chung-Ping Chen

Browse the full ASPDAC paper archive.