Exploiting parallelism of imperfect nested loops with sibling inner loops on coarse-grained reconfigurable architectures.

Xinhan Lin, Shouyi Yin, Leibo Liu, Shaojun Wei

Browse the full ASPDAC paper archive.