An automated method for test model generation from switch level circuits.

Tim McDougall, Atanas N. Parashkevov, Simon Jolly, Juhong Zhu, Jing Zeng, Carol Pyron, Magdy S. Abadir

Browse the full ASPDAC paper archive.