A combined analytical and simulation-based model for performance evaluation of a reconfigurable instruction set processor.

Farhad Mehdipour, Hamid Noori, Bahman Javadi, Hiroaki Honda, Koji Inoue, Kazuaki J. Murakami

Browse the full ASPDAC paper archive.