A DFT method for RTL circuits to achieve complete fault efficiency based on fixed-control testability.

Satoshi Ohtake, Shintaro Nagai, Hiroki Wada, Hideo Fujiwara

Browse the full ASPDAC paper archive.