A statistical gate delay model for intra-chip and inter-chip variabilities.

Kenichi Okada, Kento Yamaoka, Hidetoshi Onodera

Browse the full ASPDAC paper archive.