A physical unclonable function chip exploiting load transistors' variation in SRAM bitcells.

Shunsuke Okumura, Shusuke Yoshimoto, Hiroshi Kawaguchi, Masahiko Yoshimoto

Browse the full ASPDAC paper archive.