A Coarse- and Fine-Grained LUT Segmentation Method Enabling Single FPGA Implementation of Wired-Logic DNN Processor.

Yuxuan Pan, Dongzhu Li, Mototsugu Hamada, Atsutake Kosuge

Browse the full ASPDAC paper archive.