Skip to content

Simultaneous block and I/O buffer floorplanning for flip-chip design.

Chih-Yang Peng, Wen-Chang Chao, Yao-Wen Chang, Jyh-Herng Wang

VenueBASPDAC
Year2006
ProceedingsASP-DAC

Browse the full ASPDAC paper archive.