Power minimization of pipeline architecture through 1-cycle error correction and voltage scaling.

Insup Shin, Jae-Joon Kim, Youngsoo Shin

Browse the full ASPDAC paper archive.