Microarchitectural-level statistical timing models for near-threshold circuit design.

Jun Shiomi, Tohru Ishihara, Hidetoshi Onodera

Browse the full ASPDAC paper archive.