A Processor Generation Method from Instruction Behavior Description Based on Specification of Pipeline Stages and Functional Units.

Takeshi Shiro, Masaaki Abe, Keishi Sakanushi, Yoshinori Takeuchi, Masaharu Imai

Browse the full ASPDAC paper archive.